US10861810B2 - Shielding structures - Google Patents
Shielding structures Download PDFInfo
- Publication number
- US10861810B2 US10861810B2 US16/392,024 US201916392024A US10861810B2 US 10861810 B2 US10861810 B2 US 10861810B2 US 201916392024 A US201916392024 A US 201916392024A US 10861810 B2 US10861810 B2 US 10861810B2
- Authority
- US
- United States
- Prior art keywords
- contact pad
- semiconductor device
- device package
- layer
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 140
- 239000000758 substrate Substances 0.000 claims abstract description 88
- 238000002161 passivation Methods 0.000 claims abstract description 46
- 238000001465 metallisation Methods 0.000 claims abstract description 8
- 229910052751 metal Inorganic materials 0.000 claims description 45
- 239000002184 metal Substances 0.000 claims description 45
- 239000003990 capacitor Substances 0.000 claims description 24
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 22
- 229910052802 copper Inorganic materials 0.000 claims description 22
- 239000010949 copper Substances 0.000 claims description 22
- 229910052782 aluminium Inorganic materials 0.000 claims description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 7
- 238000000034 method Methods 0.000 abstract description 33
- 239000010410 layer Substances 0.000 description 143
- 229910000679 solder Inorganic materials 0.000 description 19
- 239000000463 material Substances 0.000 description 8
- 230000004888 barrier function Effects 0.000 description 7
- 238000002955 isolation Methods 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 239000004020 conductor Substances 0.000 description 6
- 229920000642 polymer Polymers 0.000 description 6
- 239000004642 Polyimide Substances 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 239000007769 metal material Substances 0.000 description 5
- 150000004767 nitrides Chemical class 0.000 description 5
- 229920001721 polyimide Polymers 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 230000001902 propagating effect Effects 0.000 description 4
- 229910000881 Cu alloy Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- 239000002131 composite material Substances 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000005360 phosphosilicate glass Substances 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 3
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 229910000990 Ni alloy Inorganic materials 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 239000005388 borosilicate glass Substances 0.000 description 2
- 229910021419 crystalline silicon Inorganic materials 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 2
- 229920002577 polybenzoxazole Polymers 0.000 description 2
- 239000003361 porogen Substances 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910000599 Cr alloy Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- 229910001362 Ta alloys Inorganic materials 0.000 description 1
- 229910001069 Ti alloy Inorganic materials 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- WPPDFTBPZNZZRP-UHFFFAOYSA-N aluminum copper Chemical compound [Al].[Cu] WPPDFTBPZNZZRP-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 239000000788 chromium alloy Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 235000012054 meals Nutrition 0.000 description 1
- 238000005272 metallurgy Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- -1 silicon nitride Chemical class 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3192—Multilayer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
- H01L2224/02331—Multilayer structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02381—Side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0501—Shape
- H01L2224/05012—Shape in top view
- H01L2224/05015—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05181—Tantalum [Ta] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/05186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05555—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05575—Plural external layers
- H01L2224/0558—Plural external layers being stacked
- H01L2224/05582—Two-layer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05664—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05671—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05684—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/116—Manufacturing methods by patterning a pre-deposited material
- H01L2224/1162—Manufacturing methods by patterning a pre-deposited material using masks
- H01L2224/11622—Photolithography
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
- H01L2224/13014—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/1413—Square or rectangular array
- H01L2224/14134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/14135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3512—Cracking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/37—Effects of the manufacturing process
- H01L2924/37001—Yield
Definitions
- ICs integrated circuits
- PCB printed circuit board
- various bonding pads of the device package are connected to the circuit board through wire bonding.
- bumps are formed on a device package and the device package is flipped over and directly bonded to the circuit board for reduced cost.
- one or more passivation layers are formed to protect the integrated circuits.
- a redistribution layer of conductive metal lines is formed on the IC die to reroute bond connections from the edge to the center of the device package.
- the redistribution layer is embedded in the passivation layer. Bonding pads are formed to electrically connect various devices through the redistribution layer and an interconnection structure to form the integrated circuit.
- the existing packaging structures are not satisfactory in all aspects. Therefore, the present disclosure provides a packaging structure and a method of making the same.
- FIG. 1 is a bump-side top view of a semiconductor device package according to various aspects of the present disclosure.
- FIG. 2 is an enlarged top view of a corner of the semiconductor device package of FIG. 1 according to various aspects of the present disclosure.
- FIG. 3 is a cross-sectional view of the semiconductor device package of FIG. 2 along direction d-d′, according to various aspects of the present disclosure.
- FIG. 4 is a cross-sectional view of the semiconductor device package of FIG. 2 along direction d-d′ after the semiconductor device package is bonded to another substrate, according to various aspects of the present disclosure.
- FIG. 5 is a schematic side view of a semiconductor device package bonded to another substrate.
- FIG. 6 is a cross-sectional view of the semiconductor device package of FIG. 2 along direction d-d′ after the semiconductor device package is bonded to another substrate and undergoes thermal cycles, according to various aspects of the present disclosure.
- FIG. 7 is a top view of a bump feature of the semiconductor device package overlapped with projections of profiles of a recess and a contact pad, according to various aspects of the present disclosure.
- FIGS. 8 and 9 illustrate a method of determining a contact pad deployment in a semiconductor device package according to various aspects of the present disclosure.
- FIG. 10 is an enlarged top view of a corner of a semiconductor device package having two types of contact pads deployed according to the method in FIGS. 8 and 9 .
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as being “below” or “beneath” other elements or features would then be oriented “above” the other elements or features.
- the exemplary term “below” can encompass both an orientation of above and below.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- a semiconductor structure may include a redistribution layer (RDL) structure over a device, such as an MIM/MOM capacitor.
- RDL redistribution layer
- a top metal layer in the RDL structure may serve as a contact pad to be electrically coupled to an under-bump metallization (or under bump metallurgies, UBM) feature formed over the top metal layer.
- the UBM feature may include an upper portion and a lower portion.
- the upper portion is disposed over a passivation layer, such as a polyimide (PI) layer.
- the lower portion is formed conformally along sidewalls of a recess in the passivation layer.
- the upper portion is larger than the lower portion in terms of area.
- the top metal layer of the RDL structure may include, within its surface area, a circular area having a radius R, measured from a center of the recess.
- the upper portion of the UBM layer may have a circular shape, an oval shape or a shape of a race track, which may be characterized by a maximum radius A and a minimum radius B, both measured from the center of the recess to an edge of the upper portion of the UBM feature.
- R is between the summation of A and B (i.e. (A+B)) and one half of the summation of A and B (i.e. (A+B)/2).
- a semiconductor device package which includes semiconductor materials, oxides, and nitrides, tends to have a lower coefficient of thermal expansion (CTE) than that of a substrate that is made of metal and/or polymer.
- An example of such substrate is a printed circuit board (PCB).
- PCB printed circuit board
- the stress at the edge of the semiconductor device package may also increase with the size of the semiconductor device package. In some instances, the stress is particularly significant when an area of the semiconductor device package is greater than about 500 mm 2 . In some instances, the resultant cracks may penetrate devices, such as metal-insulator-metal (MIM) or metal-oxide-metal (MOM) capacitors, under or around the UBM features, causing such devices to fail.
- MIM metal-insulator-metal
- MOM metal-oxide-metal
- the larger top metal layer or the contact pad may shield stress from the device and prevent cracks from propagating through layers that form the device, thereby preventing failures thereof. In addition, such top metal layer (or contact pad) would not be too large to impact metal routing in the RDL structure.
- FIG. 1 illustrates a top view of a semiconductor device package 100 from the side on which bump features on formed (the “bump-side”), according to some embodiments of the present disclosure.
- the semiconductor device package 100 shown in FIG. 1 is rectangular from the top view.
- the semiconductor device package 100 includes solder feature 114 around edges and corners of the semiconductor device package 100 .
- being around an edge or a corner of the semiconductor device package 100 may mean being within a region of the semiconductor device package 100 that is closer to the edge or corner than to a geometric center “C 1 ” of the semiconductor device package 100 . It is noted, however, the embodiments in the present disclosure are not so limited.
- Semiconductor device packages according to embodiments of the present disclosure may have shapes other than a rectangle and may include solder features 114 in areas other than the edge and corner regions, such as the center of the rectangular semiconductor device package 100 .
- the rectangular shape of the semiconductor device package 100 includes the geometric center “C 1 ,” which may coincide with the weight/mass center of the semiconductor device package 100 when the semiconductor device package 100 has a uniform distribution of weight/mass across the semiconductor device package 100 .
- a diagonal direction from the geometric center C 1 toward a corner of the semiconductor device package 100 is denoted as D direction.
- a direction perpendicular or normal to a main surface of the semiconductor device package 100 is denoted as Z direction.
- FIG. 1 only one D direction is shown. However, there may be four D directions extending from the center C 1 to four corners of the semiconductor device package 100 when the semiconductor device package 100 is rectangular from the top view.
- a corner of the semiconductor device package 100 is enlarged and illustrated in FIG. 2 .
- solder features 114 at a corner of the semiconductor device package 100 .
- a solder feature 114 is disposed over a bump feature 112 (not visible in FIG. 2 but shown in FIG. 3 ) and the bump feature 112 is electrically coupled to a contact pad 120 (or metal pad, shown in dotted lines) via a recess 138 (shown in dotted lines) through a polymeric passivation layer 136 .
- the solder feature 114 along with the bump feature 112 , protrude above a top surface of the polymeric passivation layer 136 .
- a peripheral portion of the contact pad 120 is under the polymeric passivation layer 136 and a center portion of the contact pad 120 is exposed through the recess 138 in the polymeric passivation layer 136 and is under the bump feature 112 and the solder feature 114 .
- the contact pad 120 shown in FIG. 2 is circular, the contact pad 120 may be of any suitable shape, such as a rectangular shape shown as contact pad 120 ′. Additionally, the contact pad 120 may be physically and electrically connected to a conductive feature thereunder, such as a metal line in another RDL layer or a connector/contact to a passive device (such as device 300 , to be described below), through a via or to a metal line in the same RDL layer.
- the solder feature 114 and the bump feature 112 thereunder may be circular or oval from a top view or have a shape of a racetrack, as is illustrated in FIG. 2 , for example.
- the bump feature 112 may be elongated along the D direction to have an oval shape or a racetrack shape to prevent concentration of stress and to improve yield.
- the solder feature 114 is formed on the bump feature 112 and generally tracks the top-view profile of the bump feature 112 . For example, when the bump feature 112 has a racetrack (or racetrack-like) shape from a top view, the solder feature 114 has a similar racetrack (or racetrack-like) shape from the top view as well.
- FIG. 3 illustrates a cross-sectional view of the semiconductor device package 100 across a line d-d′ along the D direction.
- the semiconductor device package 100 includes an IC die 104 , which may include devices 200 .
- Devices 200 may be active devices such as transistors and/or diodes, and possibly passive devices such as capacitors, inductors, resistors, or the like.
- the semiconductor device package 100 may include a plurality of IC dies, with a portion of one such IC die 104 shown in FIG. 3 .
- the IC die 104 is a logic die, which may be a Central Processing Unit (CPU) die, a Micro Control Unit (MCU) die, an input-output (IO) die, a BaseBand (BB) die, an Application processor (AP) die, or the like.
- the IC die 104 may also be a memory die such as a Dynamic Random Access Memory (DRAM) die or a Static Random Access Memory (SRAM) die, or may be other types of dies.
- DRAM Dynamic Random Access Memory
- SRAM Static Random Access Memory
- the embodiments of the present disclosure may also be applied to other types of package components such as interposer wafers.
- the IC die 104 is fabricated on a substrate 102 , such as a semiconductor substrate 102 shown in FIG. 3 .
- Semiconductor substrate 102 may be formed of crystalline silicon, crystalline germanium, crystalline silicon germanium, and/or a III-V compound semiconductor such as GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, GaInAsP, or the like.
- Semiconductor substrate 102 may also be a bulk silicon substrate or a Silicon-On-Insulator (SOI) substrate. Shallow Trench Isolation (STI) regions (not shown) may be formed in semiconductor substrate 102 to isolate the active regions in semiconductor substrate 102 .
- through-vias may be formed to extend into semiconductor substrate 102 , and the through-vias are used to electrically inter-couple the features on opposite sides of IC die 104 .
- the IC die 104 includes devices 200 , which are formed on the top surface of semiconductor substrate 102 .
- Exemplary devices 200 may include Complementary Metal-Oxide Semiconductor (CMOS) transistors, resistors, capacitors, diodes, and/or the like. The details of devices 200 either not illustrated or not illustrated in full herein.
- CMOS Complementary Metal-Oxide Semiconductor
- IC die 104 is used for forming interposers, in which semiconductor substrate 102 may be a semiconductor substrate or a dielectric substrate.
- Inter-Layer Dielectric (ILD) 106 is formed over semiconductor substrate 102 , and fills the space between the gate stacks of transistors (not shown) in devices 200 or generally the space between devices on the semiconductor substrate 102 .
- ILD 106 is formed of Phosphosilicate Glass (PSG), Borosilicate Glass (BSG), Boron-Doped Phosphosilicate Glass (BPSG), Fluorine-Doped Silicate Glass (FSG), Tetra Ethyl Ortho Silicate (TEOS), or the like.
- ILD 106 may be formed using spin coating, Flowable Chemical Vapor Deposition (FCVD), Chemical Vapor Deposition (CVD), Plasma Enhanced Chemical Vapor Deposition (PECVD), Low Pressure Chemical Vapor Deposition (LPCVD), or the like.
- FCVD Flowable Chemical Vapor Deposition
- CVD Chemical Vapor Deposition
- PECVD Plasma Enhanced Chemical Vapor Deposition
- LPCVD Low Pressure Chemical Vapor Deposition
- Contact plugs may be formed in ILD 106 , and are used to electrically connect devices 200 to overlying metal lines 144 and vias 146 .
- contact plugs are formed of a conductive material selected from tungsten, aluminum, copper, titanium, tantalum, titanium nitride, tantalum nitride, alloys thereof, and/or multi-layers thereof.
- the formation of contact plugs may include forming contact openings in ILD 106 , filling a conductive material(s) into the contact openings, and performing a planarization (such as Chemical Mechanical Polish (CMP) process) to level the top surfaces of contact plugs with the top surface of ILD 106 .
- CMP Chemical Mechanical Polish
- Interconnect structure 140 Over ILD 106 and contact plugs resides interconnect structure 140 .
- Interconnect structure 140 includes dielectric layers 142 , and metal lines 144 and vias 146 formed in dielectric layers 142 .
- Dielectric layers 142 are alternatively referred to as Inter-Metal Dielectric (IMD) layers 142 hereinafter.
- IMD Inter-Metal Dielectric
- at least a lower layer in dielectric layers 142 is formed of a low-k dielectric material having a dielectric constant (k-value) lower than about 3.0 or lower than about 2.5.
- Dielectric layers 142 may be formed of Black Diamond (a registered trademark of Applied Materials), a carbon-containing low-k dielectric material, Hydrogen SilsesQuioxane (HSQ), MethylSilsesQuioxane (MSQ), or the like.
- some or all of dielectric layers 142 are formed of non-low-k dielectric materials such as silicon oxide, silicon carbide (SiC), silicon carbo-nitride (SiCN), silicon oxy-carbo-nitride (SiOCN), or the like.
- the formation of dielectric layers 142 includes depositing a porogen-containing dielectric material, and then performing a curing process to drive out the porogen, and hence the remaining dielectric layers 142 becomes porous.
- Etch stop layers (not shown), which may be formed of silicon carbide, silicon nitride, or the like, are formed between IMD layers 142 , and are not shown for simplicity.
- Metal lines 144 and vias 146 are formed in dielectric layers 142 .
- the metal lines 144 and vias 146 at a same level are collectively referred to as a metal layer hereinafter.
- interconnect structure 140 includes a plurality of metal layers that are interconnected through vias 146 .
- Metal lines 144 and vias 146 may be formed of copper or copper alloys, and they can also be formed of other metals.
- the formation process may include single damascene and dual damascene processes. In an exemplary single damascene process, a trench is first formed in one of dielectric layers 142 , followed by filling the trench with a conductive material.
- a planarization process such as a chemical mechanical polishing (CMP) process is then performed to remove the excess portions of the conductive material higher than the top surface of the IMD layer, leaving a metal line in the trench.
- CMP chemical mechanical polishing
- both a trench and a via opening are formed in an IMD layer, with the via opening underlying and connected to the trench.
- the conductive material is then filled into the trench and the via opening to form a metal line and a via, respectively.
- the conductive material may include a diffusion barrier and a copper-containing metallic material over the diffusion barrier.
- the diffusion barrier may include titanium, titanium nitride, tantalum, tantalum nitride, or the like.
- the semiconductor device package 100 may include a dielectric layer 132 formed over the interconnect structure 140 to insulate the interconnect structure 140 from structures formed over the interconnect structure 140 .
- the dielectric layer 132 may be formed of silicon nitride or other suitable material.
- the semiconductor device package 100 may include a device 300 that are formed over the interconnect structure 140 .
- device 300 here refers to a device that does not have an active device, such as a transistor, device 300 may be referred to as a passive device 300 .
- the device 300 is formed after the interconnect structure 140 is formed (or in some cases are form along with the interconnect structure 140 ), the device 300 can be said to be formed in far back end of line (FBEOL) process.
- FBEOL devices such as devices 300 , have advantages. For example, being formed in FBEOL steps allows a device 300 to have larger areas, which may be desirable for devices such as capacitors and antenna.
- the device 300 examples include metal-oxide-metal (MOM) capacitors, metal-insulator-metal (MIM) capacitors, super-high-density (SHD) MIM capacitors, SHD MOM capacitors, antennas, inductors, and transformers.
- the device 300 may be SHD MIM capacitor that includes a top electrode, a bottom electrode, and a plurality of middle electrodes. Between any two of these electrodes lies a dielectric layer.
- the top electrode, the bottom electrode, and the plurality of middle electrode may be formed of a metal, such as copper, aluminum, an alloy thereof, or polysilicon.
- the dielectric layers in the SHD MIM may be formed of silicon oxide, silicon nitride, metal oxide, metal nitride, or a combination thereof.
- the device 300 is embedded in a dielectric layer 133 , such as an undoped silicate glass (USG).
- the semiconductor device package 100 may include contact vias that electrically couple an electrode of the device 300 , such as a bottom electrode, to the interconnect structure 140 .
- a contact pad 120 is formed over the dielectric layer 133 and is embedded in a passivation layer 134 .
- the contact pad 120 in FIG. 3 is illustrated as a singular structure, the contact pad 120 may be a top contact layer or top metal layer of a redistribution structure (or RDL structure), which may include a plurality of redistribution layers (RDLs), each including a plurality of metal lines and vias formed in a RDL dielectric layer.
- RDL structure redistribution structure
- the process for forming the RDL dielectric structure may be similar to the process forming the interconnect structure 140 .
- the RDL dielectric layers may be formed of an oxide such as silicon oxide, a nitride such as silicon nitride, or the like.
- the contact pad 120 may be aluminum pads or aluminum-copper pads, and other metallic materials may be used.
- the contact pad 120 or the RDL structure to which the contact pad 120 belong is electrically coupled to the device 300 through one or more contact vias that extend through the dielectric layer 133 and the passivation layer 134 . In some implementations, such one or more contact vias are electrically coupled to a contact region or connector of the device 300 .
- the passivation layer 134 is formed over the contact pad 120 and a top RDL dielectric layer.
- the passivation layer 134 may be formed an undoped silica glass (USG) film using suitable deposition processes, such as high density plasma chemical vapor deposition (HDPCVD).
- An optional isolation layer 135 may be formed over the passivation layer 134 to shield stress from the passivation layer 134 .
- the isolation layer 135 may be formed of silicon nitride and may be used to pattern the passivation layer 134 . Thereafter, the isolation layer 135 and the passivation layer 134 is patterned to form a recess 138 to expose a portion of the contact pad 120 .
- a polymeric passivation layer 136 may be formed over the isolation 135 and in the recess.
- the polymeric passivation layer 136 is formed over a sidewall of the isolation layer 135 and a sidewall of the passivation layer 134 in the recess 138 .
- the polymeric passivation layer 136 may be formed of polyimide (PI), polybenzoxazole (PBO), or the like. Then the polymeric passivation layer 136 is patterned to form a recess 138 to expose a portion of the contact pad 120 .
- an anisotropic etchback process may be performed to recess the polymeric passivation layer 136 on a bottom surface of the recess 138 to expose a portion of the contact pad 120 .
- the etchback process allows an overlying feature, such as an UBM feature, to form ohmic contact with the contact pad 120 .
- a UBM feature 110 is formed.
- the UBM feature 110 extends through the polymeric passivation layer 136 via the recess to electrically couple to the contact pad 120 .
- the UBM feature 110 includes an upper portion 110 U and a lower portion 110 L.
- the upper portion 110 U is disposed over a top surface of the polymeric passivation layer 136 .
- the lower portion 110 L extends from the exposed portion of the contact pad 120 to around the top surface of the polymeric passivation layer 136 .
- the lower portion 110 L of the UBM feature 110 is disposed on sidewalls of the polymeric passivation layer 136 in the recess 138 .
- FIG. 1 In embodiments represented in FIG.
- the UBM feature 110 includes a barrier layer and a seed layer over the barrier layer.
- the barrier layer may be a titanium layer, a titanium nitride layer, a tantalum layer, a tantalum nitride layer, or a layer formed of a titanium alloy or a tantalum alloy.
- the materials of the seed layer may include copper or a copper alloy.
- Other metals such as aluminum, silver, gold, palladium, nickel, nickel alloys, tungsten alloys, chromium, chromium alloys, and combinations thereof may also be included in the UBM feature 110 .
- a bump feature 112 is then formed over the UBM feature 110 .
- An exemplary formation process for forming the bump feature 112 includes depositing a blanket layer, forming and patterning a mask (which may be a photo resist), with portions of the blanket layer being exposed through the openings in the mask.
- the semiconductor device package 100 is placed into a plating solution, and a plating step is performed to form a bump feature 112 on the UBM feature 110 .
- the bump feature 112 includes a conductive post that would not be molten in subsequent solder reflow process.
- the bump feature 112 may be formed of copper and may also include cap layer(s) selected from a nickel layer, a nickel alloy, a palladium layer, a gold layer, a silver layer, or multi-layers thereof.
- the cap layer(s) are formed over the copper bumps.
- the bump feature 112 may be referred to as a copper post 112 .
- a solder feature 114 is then formed over the bump feature 112 . By use of a reflow process, the solder feature 114 allows the semiconductor device package 100 to electrically bond to another device or substrate.
- the semiconductor device package 100 flipped over and bonded to another substrate 400 .
- the semiconductor substrate 102 may be referred to as the first substrate 102 and the another substrate 400 may be referred to as the second substrate 400 .
- the second substrate 400 may be a semiconductor substrate, a polymeric substrate, a flexible substrate, or a printed circuit board (PCB).
- the second substrate 400 is a PCB that includes one or more copper layers laminated in a dielectric laminate.
- Example dielectric laminates include a polymer laminate, such as polyimide and PTFE or a polymer composite laminate, such FR-2 and FR-4.
- the PCB may be single-sided (copper layer on one side of the substrate), double-sided (copper layers on both sides of the substrate), or multi-layered (multiple copper layers).
- the second substrate 400 in FIG. 4 includes a connector pad 404 as part of the copper layer(s) laminated in a dielectric laminate 402 .
- the connector pad 404 maybe a part of a copper layer or a copper line that extends across a portion of the second substrate 400 .
- solder reflow process is performed to reflow the solder feature 114 to electrically bond the semiconductor device package 100 to the second substrate 400 , as illustrated in FIG. 4 .
- FIG. 5 schematically illustrates the semiconductor device package 100 bonded to the second substrate 400 through a plurality of solder features similar to the solder feature 114 . While five (5) bump features 112 are shown in FIG. 5 for ease of illustration, the semiconductor device package 100 may include more bump features 112 . In some instances, the semiconductor device package 100 may have a coefficient of thermal expansion (CTE) lower than a CTE of the second substrate 400 .
- the semiconductor device package 100 includes materials with low CTEs, such as the semiconductor substrate 102 and a plurality of oxide or nitride layers. In cases where the second substrate 400 is a PCB, the second substrate 400 includes materials with high CTEs (i.e.
- the CTEs as used herein refer to average or effective CTEs as exhibited by the first or the second substrate.
- the locational mismatch between the UBM feature 110 on the semiconductor device package 100 and the connector pad 404 on the second substrate 400 increases with distance from the center C 1 of the semiconductor device package 100 .
- the locational mistake translates into stress and the stress on the bump features therefore also increases with distance from the center C 1 .
- the amount of strain in the bump features 112 also increases with distance from the center C 1 of the semiconductor device package. Because bump features 112 at or around corners and edges of the semiconductor device package 100 are most spaced away from the center C 1 , they are stressed and strained the most.
- the stress may be substantial enough to cause cracks 500 extending into the semiconductor device package 100 at an angle 510 .
- the angle 510 is between about 20 degrees and about 40 degrees. If the cracks 500 were not stopped, they may continue to penetrate the polymeric passivation layer 136 , the isolation layer 135 , the passivation layer 134 , the dielectric layer 133 and reach the device 300 . In cases where the device 300 is a SHD MIM capacitor, the cracks 500 may penetrate one or more layers of the SHD MIM capacitor.
- the contact pad 120 may be large enough to get in the propagation path of the cracks 500 . Because the contact pad 120 is made with ductile metallic material such as aluminum or copper, the contact pad 120 may stop cracks 500 from propagating through the device 300 . While the contact pad 120 may be made large enough to stop any of such cracks 500 , a contact pad 120 may take up too much room and hinder meal line routing.
- the present disclosure provides a relationship between the contact pad 120 and the upper portion 110 U such that the contact pad 120 is large enough to protect the device 300 but not too large to hinder metal line routing.
- FIG. 7 illustrated therein is a top view of the upper portion 110 U of the UBM feature 110 of the semiconductor device package 100 overlapped with projections of profiles of the recess 138 and the contact pad 120 . Because the recess 138 and the contact pad 120 are not visible from a top view, they are shown in dotted lines.
- the profiles of the bump feature 112 and the solder feature 114 are substantially similar to that of the upper portion 110 U of the UBM feature 110 .
- a top-view projection (i.e. area) of the contact pad 120 is greater than a top-view projection (i.e. area) of the upper portion 110 U.
- the top-view projection of the upper portion 110 U falls within the top view projection of the contact pad 120 .
- the upper portion 110 U takes the shape of a racetrack, a circle, an oval, or an ellipse with its major axis (i.e. the long axis) extending along the direction D.
- the elliptical top-view profile of the upper portion 110 U has a maximum radius (or semi-major axis) A, a minimum radius (or semi-minor axis) B, and a center C 2 .
- A equals B.
- the recess 138 is circular or substantially circular.
- the recess 138 shares the center C 2 with the top-view profile of the upper portion 110 U.
- the contact pad 120 has a circular area 122 within a surface area of the contact pad 120 .
- the circular area 122 shares the center C 2 and has a radius R.
- the contact pad 120 may be circular, substantially circular, rectangular, or of other suitable top-view profile shape.
- the contact pad 120 is circular and the surface area of the circular contact pad 120 may substantially coincide with the circular area 122 along its circumference such that the surface area of the circular contact pad 120 shares the radius R as well.
- the contact pad 120 may be rectangular (such as the contact pad 120 ′ shown in FIG. 7 ) and the circular area 122 falls within the surface area of the rectangular contact pad 120 ′.
- the top-view profile of the upper portion 110 U is smaller than and falls within the circular area 122 , which is within the surface area of the contact pad 120 .
- R is between one half of a summation of A and B (i.e. (A+B)/2) and a summation of A and B (i.e. (A+B)).
- the embodiments of the present disclosure provide benefits.
- the contact pad 120 is large enough to reduce stress exerted on device 300 around or under the contact pad 120 when the semiconductor device package 100 is bonded to the second substrate 400 .
- the contact pad 120 is also large enough to prevent cracks 500 from propagating through the device 300 , thereby preventing failure of the device 300 .
- the contact pad 120 is not too large to hinder wire routing.
- the amount of stress and strain on the bump feature 112 increases with distance from the center C 1 of the semiconductor device package 100 .
- the amount of stress and strain on the bump feature 112 is greater when the size of the semiconductor device package 100 is larger. This stress enlargement or stress magnification is especially prominent when the area of the semiconductor device package is greater than 500 mm 2 .
- FIG. 8 illustrates a method 800 of determining a contact pad deployment in a semiconductor device package according to various aspects of the present disclosure.
- the method 800 is suitable for semiconductor device package of all sizes.
- the method 800 is merely an example, and is not intended to limit the present disclosure beyond what is explicitly recited in the claims. Additional operations can be provided before, during, and after the method 800 , and some operations described can be replaced, eliminated, or moved around for additional embodiments of the method 800 . Operations 802 , 804 , 806 , 808 , and 810 of the method 800 will be described below in conjunction with FIGS. 6 and 9 .
- the method 800 in FIG. 8 starts with an operation 802 to receive a design of a semiconductor device package that includes a first CTE and a rectangular shape.
- a design of a semiconductor device package such as the semiconductor device package 100 is received.
- the semiconductor device package 100 has a rectangular shape and a first CTE, which is largely governed by the low CTEs of the semiconductor substrate 102 , oxide layers and nitride layers.
- a threshold radius (TR, shown in FIG. 9 ) from a geometric center C 1 of the rectangular shape of the semiconductor device package 100 is determined based on the first CTE and a second CTE of a second substrate.
- the first CTE of the semiconductor device package 100 may be lower than the second substrate 400 when the second substrate is, for example, a PCB, which is formed of copper layer(s) and polymer/polymer composite laminate.
- the difference between the first and second CTEs may result in increasingly large stress as distance from the center C 1 increases.
- the threshold radius TR can be determined such that bump features within the threshold radius TR fall below a certain value.
- the determination of the threshold radius TR is based on the difference between the first CTE and the second CTE such that stress on bump features within the threshold radius is below a threshold stress value and stress on bump features beyond the threshold radius is above the threshold stress value. In some other embodiments, the determination of the threshold radius TR is also based on routing needs in the RDL layer where the contact pad 120 rests. In some further embodiments, the determination of the threshold radius TR is further based on the angle at which the crack (such as cracks 500 ) propagates from or around the UBM feature 110 . For example, cracks propagating from or around the UBM feature 110 at a shallow angle (angles less than 20 degrees) may only be stopped by a larger contact pad 120 and such a larger contact pad 120 may hinder routing. In this regard, the threshold radius TR is determined such that cracks do not propagate at such shallow angles.
- a center of a circle 900 having the threshold radius (TR) is overlapped with the geometric center C 1 of the rectangular shape of the semiconductor device package 100 to identify cross points 902 , 904 , 912 , 914 , 922 , 924 , 932 , and 934 between the circle and the rectangular shape.
- the center of the circle 900 overlaps or coincides with the center C 1 and is not separately labeled.
- the amount of stress on bump features within the circle 900 is smaller than the amount of stress on bump features outside the circle 900 .
- the method 800 may proceed to an operation 808 .
- four triangular areas around corners of the rectangular shape are identified.
- Each of the four triangular areas includes a corner and two cross points.
- the corner 903 and the two cross points 902 and 904 constitute a first triangle T 1 ;
- the corner 913 and the two cross points 912 and 914 constitute a second triangle T 2 ;
- the corner 923 and the two cross points 922 and 924 constitute a third triangle T 3 ;
- the corner 933 and the two cross points 932 and 934 constitute a fourth triangle T 4 .
- the four triangular areas T 1 -T 4 approximate the areas of the semiconductor device package 100 outside the circle 900 .
- Cross point pairs 902 and 904 , 912 and 914 , 922 and 924 , and 932 and 934 define four secant lines 910 , 920 , 930 and 940 that cut through a portion of the circular shape 900 . That is, the four triangular areas T 1 -T 4 are overly inclusive to include an area that fall within the circular shape 900 . The overly inclusive triangular areas serve as a safety margin built in the method 800 .
- a first-type contact pad is used in four triangular areas T 1 -T 4 and a second-type contact pad is used in areas outside the four triangular areas T 1 -T 4 .
- the first-type contact pad is identical to the contact pad 120 described in FIG. 7 above, wherein top-view profile of the upper portion 110 U is smaller than and falls within the top-view profile of the contact pad 120 .
- the first-type contact pad has a radius R and the upper portion 110 U includes a maximum radius A and a minimum radius B; and R is between one half of the summation of A and B ((A+B)/2) and the summation of A and B (A+B).
- the second-type contact pad is different from the first-type contact pad.
- the second-type contact pad is one whose top-view profile is smaller than the top-view profile of the upper portion 110 U of the UBM feature 110 .
- at least a portion of the top-view profile of the upper portion 110 U falls outside the top-view profile of the second-type contact pad.
- the second-type contact pad may not provide as much stress relief or crack shielding as the first-type contact pad, its smaller footprint may make more room for wire routing.
- the first-type contact pad may be placed where stress relief/crack shielding is needed while the second-type contact pad may be placed where stress relief/crack shielding is less needed.
- a corner of the semiconductor device package 100 that includes the fourth triangular area T 4 in FIG. 9 is enlarged and illustrated in FIG. 10 .
- a plurality of first-type contact pads 120 - 1 is used and disposed in the four triangular areas T 1 to T 4 and a plurality of second-type contact pads 120 - 2 is used and disposed in areas other than the four triangular areas T 1 to T 4 .
- Both the first-type contact pads 120 - 1 and the second-type contact pads 120 - 2 may be rectangular or circular in shape. In embodiments represented in FIG.
- both the first-type contact pads 120 - 1 and the second-type contact pads 120 - 2 are substantially circular in shape.
- the first-type contact pads 120 - 1 is similar to the contact pad 120 described in FIG. 7 above, wherein top-view profile of the upper portion 110 U is smaller than and falls within the top-view profile of the contact pad 120 .
- the first-type contact pad 120 - 1 has a radius R and the upper portion 110 U (not shown in FIG. 10 ) includes a maximum radius A and a minimum radius B; and R is between one half of the summation of A and B ((A+B)/2) and the summation of A and B (A+B).
- the second-type contact pad 120 - 2 is different from the first-type contact pad 120 - 1 as well as the contact pad 120 described in FIG. 7 at least in terms of dimensions.
- the first-type contact pad 120 - 1 has a larger area or has a larger footprint than that of the second-type contact pad 120 - 2 .
- the first-type contact pads 120 - 1 are disposed at a pitch P 1 and the second contact pads 120 - 2 are disposed at a pitch P 2 .
- the pitch P 1 may be substantially identical to the pitch P 2 .
- the pitch P 1 may be greater than the pitch P 2 .
- the present disclosure provides a semiconductor device package.
- the semiconductor device package includes a substrate including a first region, a passive device disposed over the first region of the substrate, a contact pad disposed over the passive device, a passivation layer disposed over the contact pad, a recess through the passivation layer, and an under-bump metallization (UBM) layer.
- the recess exposes the contact pad and the UBM layer includes an upper portion disposed over the passivation layer and a lower portion disposed over a sidewall of the recess. A projection of the upper portion of the UBM layer along a direction perpendicular to the substrate falls within an area of the contact pad.
- the first region is around an edge of the semiconductor device package.
- the passive device includes a metal-insulator-metal (MIM) capacitor or a metal-oxide-metal (MOM) capacitor.
- the contact pad includes a circular area within a surface area of the contact pad and the circular area has a radius R; the upper portion includes a maximum radius A and a minimum radius B; and R is between one half of a sum of A and B ((A+B)/2) and the sum of A and B (A+B).
- the contact pad comprises aluminum, copper or a combination thereof.
- the upper portion of the UBM layer includes an oval shape, a circular shape, or a shape of a race track.
- the contact pad is substantially circular.
- the semiconductor device package of the present disclosure further includes a redistribution layer (RDL) and the RDL includes the contact pad.
- RDL redistribution layer
- the present disclosure also provides a device.
- the device includes a semiconductor device package and a second substrate including a connector pad.
- the semiconductor device package includes a first substrate including a first region, a passive device disposed over the first region of the first substrate, a contact pad disposed over the passive device, a passivation layer disposed over the contact pad, a recess through the passivation layer, an under bump metallization (UBM) layer, the UBM layer including an upper portion disposed over the passivation layer and a lower portion disposed over a sidewall of the recess, and a bump feature disposed over the UBM layer.
- the contact pad includes a circular area within a surface area of the contact pad. The recess exposes the contact pad.
- the bump feature of the semiconductor device package is bonded to the connector pad of the second substrate such that the contact pad is electrically coupled to the connector pad.
- a projection of the upper portion of the UBM layer along a direction perpendicular to the first substrate falls within the circular area within the surface area of the contact pad.
- the circular area includes a radius R; the upper portion includes a maximum radius A and a minimum radius B; and R is between one half of a sum of A and B ((A+B)/2) and the sum of A and B (A+B).
- the first region is around an edge of the semiconductor device package.
- the passive device includes a metal-insulator-metal (MIM) capacitor or a metal-oxide-metal (MOM) capacitor.
- the second substrate includes a printed circuit board (PCB).
- the second substrate includes a coefficient of thermal expansion (CTE) greater than a CTE of the semiconductor device package.
- the contact pad is substantially circular.
- the semiconductor device package further includes a redistribution layer (RDL) and the RDL includes the contact pad.
- RDL redistribution layer
- the present disclosure provides a semiconductor device package that includes a substrate including an edge region, a contact pad disposed over the edge region, an under-bump metallization (UBM) layer, and a passive device.
- the UBM layer includes a lower portion disposed on the contact pad and an upper portion larger than the lower portion in terms of area. At least a portion of the passive device is disposed between the contact pad and the substrate. A projection of the upper portion of the UBM layer along a direction perpendicular to the substrate falls within an area of the contact pad.
- the passive device includes a metal-insulator-metal (MIM) capacitor or a metal-oxide-metal (MOM) capacitor.
- the contact pad includes a circular area within a surface area of the contact pad, the circular area having a radius R; the upper portion includes a maximum radius A and a minimum radius B, and R is between one half of a sum of A and B ((A+B)/2) and the sum of A and B (A+B).
- the semiconductor device package may further include a redistribution layer (RDL) and the RDL includes the contact pad.
- RDL redistribution layer
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (20)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/392,024 US10861810B2 (en) | 2018-11-27 | 2019-04-23 | Shielding structures |
DE102019111085.8A DE102019111085A1 (en) | 2018-11-27 | 2019-04-30 | SHIELDING STRUCTURES |
KR1020190091301A KR102383911B1 (en) | 2018-11-27 | 2019-07-26 | Shielding structures |
CN201911035712.6A CN111223821B (en) | 2018-11-27 | 2019-10-29 | Semiconductor device package and semiconductor structure |
TW108140241A TWI739198B (en) | 2018-11-27 | 2019-11-06 | Semiconductor device package and device for semiconductor packaging |
US17/114,112 US11380639B2 (en) | 2018-11-27 | 2020-12-07 | Shielding structures |
US17/854,840 US11855022B2 (en) | 2018-11-27 | 2022-06-30 | Shielding structures |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862771691P | 2018-11-27 | 2018-11-27 | |
US16/392,024 US10861810B2 (en) | 2018-11-27 | 2019-04-23 | Shielding structures |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/114,112 Continuation US11380639B2 (en) | 2018-11-27 | 2020-12-07 | Shielding structures |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200168574A1 US20200168574A1 (en) | 2020-05-28 |
US10861810B2 true US10861810B2 (en) | 2020-12-08 |
Family
ID=70769990
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/392,024 Active US10861810B2 (en) | 2018-11-27 | 2019-04-23 | Shielding structures |
US17/114,112 Active 2039-05-17 US11380639B2 (en) | 2018-11-27 | 2020-12-07 | Shielding structures |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/114,112 Active 2039-05-17 US11380639B2 (en) | 2018-11-27 | 2020-12-07 | Shielding structures |
Country Status (2)
Country | Link |
---|---|
US (2) | US10861810B2 (en) |
TW (1) | TWI739198B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210035890A1 (en) * | 2017-08-30 | 2021-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and manufacturing method thereof |
US11616029B2 (en) | 2021-05-24 | 2023-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination sensor |
US12087714B2 (en) | 2021-11-08 | 2024-09-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reduction of cracks in passivation layer |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11309243B2 (en) * | 2019-08-28 | 2022-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package having different metal densities in different regions and manufacturing method thereof |
US11205628B2 (en) * | 2019-12-30 | 2021-12-21 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US11605620B2 (en) * | 2020-06-19 | 2023-03-14 | Qualcomm Incorporated | Three-dimensional (3D) integrated circuit with passive elements formed by hybrid bonding |
KR20220033207A (en) * | 2020-09-09 | 2022-03-16 | 삼성전자주식회사 | A semiconductor chip and a semiconductor package including the same |
US12021048B2 (en) * | 2021-08-30 | 2024-06-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100164079A1 (en) * | 2005-06-29 | 2010-07-01 | Koninklijke Philips Electronics, N.V. | Method of manufacturing an assembly and assembly |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US9111949B2 (en) | 2012-04-09 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus of wafer level package for heterogeneous integration technology |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9281254B2 (en) | 2014-02-13 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming integrated circuit package |
US20160133686A1 (en) * | 2009-11-10 | 2016-05-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Vertical metal insulator metal capacitor |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US9372206B2 (en) | 2011-02-11 | 2016-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Testing of semiconductor chips with microbumps |
US9496189B2 (en) | 2014-06-13 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked semiconductor devices and methods of forming same |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4562579B2 (en) | 2005-04-06 | 2010-10-13 | パナソニック株式会社 | Semiconductor device |
JP2008010778A (en) | 2006-06-30 | 2008-01-17 | Toshiba Corp | Semiconductor device |
US8810002B2 (en) | 2009-11-10 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical metal insulator metal capacitor |
US9735129B2 (en) * | 2014-03-21 | 2017-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages and methods of forming the same |
US11239138B2 (en) * | 2014-06-27 | 2022-02-01 | Taiwan Semiconductor Manufacturing Company | Methods of packaging semiconductor devices and packaged semiconductor devices |
TWI606552B (en) | 2015-01-20 | 2017-11-21 | 台灣積體電路製造股份有限公司 | Semiconductor device and package method |
US9640498B1 (en) * | 2015-10-20 | 2017-05-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated fan-out (InFO) package structures and methods of forming same |
-
2019
- 2019-04-23 US US16/392,024 patent/US10861810B2/en active Active
- 2019-11-06 TW TW108140241A patent/TWI739198B/en active
-
2020
- 2020-12-07 US US17/114,112 patent/US11380639B2/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100164079A1 (en) * | 2005-06-29 | 2010-07-01 | Koninklijke Philips Electronics, N.V. | Method of manufacturing an assembly and assembly |
US20160133686A1 (en) * | 2009-11-10 | 2016-05-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Vertical metal insulator metal capacitor |
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US9372206B2 (en) | 2011-02-11 | 2016-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Testing of semiconductor chips with microbumps |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US9111949B2 (en) | 2012-04-09 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus of wafer level package for heterogeneous integration technology |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US9281254B2 (en) | 2014-02-13 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming integrated circuit package |
US9496189B2 (en) | 2014-06-13 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked semiconductor devices and methods of forming same |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210035890A1 (en) * | 2017-08-30 | 2021-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and manufacturing method thereof |
US11961789B2 (en) * | 2017-08-30 | 2024-04-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and manufacturing method thereof |
US11616029B2 (en) | 2021-05-24 | 2023-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination sensor |
US12087714B2 (en) | 2021-11-08 | 2024-09-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reduction of cracks in passivation layer |
Also Published As
Publication number | Publication date |
---|---|
US20210091029A1 (en) | 2021-03-25 |
US20200168574A1 (en) | 2020-05-28 |
TW202038414A (en) | 2020-10-16 |
US11380639B2 (en) | 2022-07-05 |
TWI739198B (en) | 2021-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11380639B2 (en) | Shielding structures | |
US10535636B2 (en) | Integrating passive devices in package structures | |
US11239205B2 (en) | Integrating passive devices in package structures | |
US11145564B2 (en) | Multi-layer passivation structure and method | |
US11094671B2 (en) | Package with thinned substrate | |
US12068295B2 (en) | Deep partition power delivery with deep trench capacitor | |
US12009386B2 (en) | Structure and method for forming integrated high density MIM capacitor | |
US12094867B2 (en) | Semiconductor package | |
US20230369157A1 (en) | Semiconductor die, manufacturing method thereof, and semiconductor package | |
US11855022B2 (en) | Shielding structures | |
US20230352418A1 (en) | Semiconductor die, semiconductor package and manufacturing method thereof | |
US20240063030A1 (en) | Semiconductor device and method of forming the same | |
US20240047441A1 (en) | Package structure | |
CN113113381B (en) | Package structure and method for forming the same | |
CN117276191A (en) | Package and method of forming the same | |
CN117116873A (en) | Integrated circuit package and method of forming the same | |
CN113113381A (en) | Package structure and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, CHIH-FAN;CHEN, HUI-CHI;CHANG, KUO-CHIN;AND OTHERS;SIGNING DATES FROM 20190322 TO 20190409;REEL/FRAME:050334/0441 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |