US10796917B2 - Method for manufacturing gate insulator for HEMT - Google Patents

Method for manufacturing gate insulator for HEMT Download PDF

Info

Publication number
US10796917B2
US10796917B2 US16/385,161 US201916385161A US10796917B2 US 10796917 B2 US10796917 B2 US 10796917B2 US 201916385161 A US201916385161 A US 201916385161A US 10796917 B2 US10796917 B2 US 10796917B2
Authority
US
United States
Prior art keywords
metal oxide
oxide film
semiconductor device
layer
electron supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US16/385,161
Other versions
US20190244821A1 (en
Inventor
Shirou Ozaki
Kozo Makiyama
Naoya Okamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to US16/385,161 priority Critical patent/US10796917B2/en
Publication of US20190244821A1 publication Critical patent/US20190244821A1/en
Application granted granted Critical
Publication of US10796917B2 publication Critical patent/US10796917B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28264—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being a III-V compound
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02194—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing more than one metal element
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02241—III-V semiconductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
    • H02M5/40—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc
    • H02M5/42—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters
    • H02M5/44—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac
    • H02M5/453—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M5/458—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • H03F3/193—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only with field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
    • H03F3/245—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages with semiconductor devices only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901—Structure
    • H01L2224/4903—Connectors having different sizes, e.g. different diameters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0067—Converter structures employing plural converter units, other than for parallel operation of the units on a single load
    • H02M1/007—Plural converter units in cascade
    • H02M2001/007—
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33569—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
    • H02M3/33573—Full-bridge at primary side of an isolation transformer
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33569—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
    • H02M3/33576—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/337—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only in push-pull configuration

Definitions

  • the embodiments discussed herein relate to a semiconductor device and a method for producing a semiconductor device.
  • Materials such as GaN, AlN, and InN that are nitride semiconductors and their mixed crystals have a wide band gap and are used for devices such as high output electronic devices or short wavelength light-emitting devices.
  • FET Field-Effect Transistors
  • HEMT High Electron Mobility Transistors
  • Patent Document 1 HEMTs using such nitride semiconductors are used for devices such as high output/high efficiency amplifiers or high power switching devices.
  • a HEMT which uses GaN in an electron transport layer and uses AlGaN in an electron supply layer
  • Two-Dimensional Electron Gas (2DEG) is generated in the electron supply layer through piezoelectric polarization or spontaneous polarization in GaN.
  • 2DEG Two-Dimensional Electron Gas
  • a HEMT which uses GaN in an electron transport layer and uses InAlN in an electron supply layer
  • Spontaneous polarization of InAlN is high. Therefore, by using InAlN in the electron supply layer, it is possible to generate high concentration 2DEG and to cause a drain current to flow more than that of the HEMT using AlGaN in the electron supply layer.
  • InAlN When InAlN is used in an electron supply layer, the surface of InAlN is easily oxidized, current collapse is caused by indium oxide (InO x ) included in oxide of InAlN, and a drain current decreases. Because InO x formed by oxidation of InAlN is chemically unstable, an oxygen defect is likely to occur. When an electron is trapped in the oxygen defect in InO x , a concentration of the 2DEG decreases, current collapse occurs, and a drain current decreases.
  • InO x indium oxide
  • a semiconductor device includes: a first semiconductor layer formed, on a substrate, of a nitride semiconductor; a second semiconductor layer formed, on the first semiconductor layer, of a nitride semiconductor; a source electrode formed on the second semiconductor layer; a drain electrode formed on the second semiconductor layer; a metal oxide film formed, between the source electrode and the drain electrode, on the second semiconductor layer; and a gate electrode formed on the metal oxide film.
  • the metal oxide film includes AlO x and InO x . AlO x /InO x in the metal oxide film is greater than or equal to 3.
  • FIG. 1 is a diagram illustrating a structure of a semiconductor device in which an electron supply layer is formed of InAlN;
  • FIG. 2 is a diagram illustrating a structure of a semiconductor device according to a first embodiment
  • FIG. 3 is a graph illustrating characteristics, analyzed by XPS, of a film formed by oxidizing In 0.18 Al 0.82 with oxygen;
  • FIG. 4 is a graph illustrating characteristics, analyzed by XPS, of a film formed by oxidizing In 0.18 Al 0.82 with water vapor;
  • FIG. 5 is a diagram illustrating a structure of a sample 5 A in which a film oxidized by oxygen is formed on a surface of an electron supply layer;
  • FIG. 6 is a diagram illustrating a structure of a sample 6 A in which a film oxidized by water vapor is formed on a surface of an electron supply layer;
  • FIG. 7 is a graph illustrating a sheet resistance of the sample 5 A and a sheet resistance of the sample 6 A;
  • FIG. 8 is a diagram illustrating a structure of a semiconductor device used for comparison
  • FIG. 9 is a graph illustrating Vds-Id characteristics of the semiconductor device having the structure illustrated in FIG. 8 ;
  • FIG. 10 is a graph illustrating Vds-Id characteristics of the semiconductor device according to the first embodiment
  • FIGS. 11A to 11C are diagrams illustrating processes ( 1 ) of a method for producing the semiconductor device according to the first embodiment
  • FIGS. 12A and 12B are diagrams illustrating processes ( 2 ) of the method for producing the semiconductor device according to the first embodiment
  • FIG. 13 is a diagram illustrating a structure of a semiconductor device according to a second embodiment
  • FIGS. 14A to 14C are diagrams illustrating processes ( 1 ) of a method for producing the semiconductor device according to the second embodiment
  • FIGS. 15A to 15C are diagrams illustrating processes ( 2 ) of the method for producing the semiconductor device according to the second embodiment
  • FIG. 16 is a diagram illustrating a structure of a semiconductor device according to a third embodiment
  • FIGS. 17A to 17C are diagrams illustrating processes ( 1 ) of a method for producing the semiconductor device according to the third embodiment
  • FIGS. 18A to 18C are diagrams illustrating processes ( 2 ) of the method for producing the semiconductor device according to the third embodiment
  • FIG. 19 is a diagram illustrating a structure of a semiconductor device according to a fourth embodiment.
  • FIGS. 20A to 20C are diagrams illustrating processes ( 1 ) of a method for producing the semiconductor device according to the fourth embodiment
  • FIGS. 21A to 21C are diagrams illustrating processes ( 2 ) of the method for producing the semiconductor device according to the fourth embodiment
  • FIG. 22 is a diagram illustrating a semiconductor device discretely packaged according to a fifth embodiment
  • FIG. 23 is a circuit diagram of a power supply device according to the fifth embodiment.
  • FIG. 24 is a diagram illustrating a structure of a high-output amplifier according to the fifth embodiment.
  • An object in one aspect of the embodiments is to provide, in a HEMT using InAlN for an electron supply layer, a semiconductor device with which a drain current does not decrease.
  • a semiconductor device has a buffer layer 911 , an electron transport layer 921 , a spacer layer 922 , and an electron supply layer 923 , which are stacked on a substrate 910 and formed by epitaxial growth of nitride semiconductors.
  • the substrate 910 is formed of a material such as SiC.
  • the buffer layer 911 is formed of a material such as AlN or AlGaN.
  • the electron transport layer 921 is formed of i-GaN.
  • the spacer layer 922 is formed of AlN.
  • the electron supply layer 923 is formed of InAlN.
  • a gate electrode 931 , a source electrode 932 , and a drain electrode 933 are formed on the electron supply layer 923 . Further, a protective film 940 is formed on an area of the electron supply layer 923 on which the gate electrode 931 , the source electrode 932 , and the drain electrode 933 are not formed.
  • the protective film 940 is formed of a material such as SiN.
  • the metal oxide film 924 is a film in which InAlN is oxidized, and includes a large quantity of InO x .
  • InO x included in the metal oxide film 924 formed by oxidation of InAlN is chemically unstable, an oxygen defect is likely to occur.
  • a concentration of the 2DEG decreases in response to this. As a result, current collapse occurs and a drain current decreases.
  • the inventors have examined oxidation of InAlN and found that the current collapse can be inhibited by oxidizing InAlN with water vapor rather than oxidizing InAlN with oxygen.
  • the embodiments are based on knowledge found by the inventors as described above.
  • the semiconductor device has a buffer layer 11 , an electron transport layer 21 , a spacer layer 22 , and an electron supply layer 23 , which are stacked on a substrate 10 and formed by epitaxial growth of nitride semiconductors.
  • the substrate 10 is formed of a material such as SiC.
  • the buffer layer 11 is formed of a material such as AlN or GaN.
  • the electron transport layer 21 is formed of i-GaN.
  • the spacer layer 22 is formed of AlN.
  • the electron supply layer 23 is formed of InAlN.
  • 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22 .
  • the electron supply layer 23 may be a layer formed of InAlGaN.
  • the electron supply layer 23 may be formed of a material including InAlN or InAlGaN.
  • the electron transport layer 21 may be referred to as a first semiconductor layer and the electron supply layer 23 may be referred to as a second semiconductor layer.
  • the first semiconductor layer may include the buffer layer 11 , the electron transport layer 21 , and the spacer layer 22 .
  • a source electrode 32 and a drain electrode 33 are formed on the electron supply layer 23 .
  • a metal oxide film 24 is formed on a surface in an area of the electron supply layer 23 , where the source electrode 32 and the drain electrode 33 are not formed.
  • the metal oxide film 24 is formed by oxidizing the area of the electron supply layer 23 with water vapor.
  • a gate electrode 31 is formed on the metal oxide film 24 .
  • a protective film 40 is formed on an area of the metal oxide film 24 , where the gate electrode 31 is not formed.
  • the protective film 40 is formed of a material such as SiN. Note that in this application, the protective film 40 may be referred to as an insulation film.
  • FIG. 3 is a result of analyzing, by X-ray Photoelectron Spectroscopy (XPS), the metal oxide film formed by thermally oxidizing In 0.18 Al 0.82 .
  • FIG. 4 is a result of analyzing, by XPS, the metal oxide film formed by oxidizing In 0.18 Al 0.82 with water vapor.
  • a detection angle of the XPS in FIG. 3 and FIG. 4 is 15°. Information on a surface layer of a film can be accurately obtained when the detection angle of the XPS is a low angle rather than a high angle.
  • a value of AlO x /InO x of the metal oxide film, formed by thermally oxidizing In 0.18 Al 0.82 illustrated in FIG. 3 is 2.3.
  • a value of AlO x /InO x of the metal oxide film, formed by oxidizing In 0.18 Al 0.82 with water vapor illustrated in FIG. 4 is 10.8. Accordingly, the ratio of AlO x with respect to InO x can be increased by oxidizing In 0.18 Al 0.82 with water vapor in comparison with a case of thermally oxidizing In 0.18 Al 0.82 .
  • AlO x an insulation property is high and a defect is less likely to occur in comparison with InO x . Therefore, by increasing the ratio of AlO x with respect to InO x in the metal oxide film, it is possible to inhibit current collapse and to inhibit a decrease of the drain current. According to the semiconductor device in the embodiment, because the metal oxide film is formed by oxidizing In 0.18 Al 0.82 with water vapor, it is possible to inhibit the current collapse and to inhibit decreasing of the drain current.
  • AlO x /InO x indicates a ratio of the number of AlO x with respect to the number of InO x .
  • AlO x /InO x indicates a ratio of Al atoms with respect to In atoms in a metal oxide film.
  • one or more kinds of aluminum oxide and one or more kinds of indium oxide may be included in the metal oxide film.
  • AlO x /InO x in the metal oxide film formed by thermally oxidizing In 0.28 Al 0.82 is 2.3, which is lower than Al/In in In 0.18 Al 0.82 N before oxidized, which is about 4.6.
  • In is more easily oxidized than the Al included in In 0.18 Al 0.82 N, it is estimated that, in a state of not being oxidized sufficiently, a proportion of InO x generated as oxide of In is higher than a proportion of AlO x generated as oxide of Al.
  • the value of AlO x /InO x in the metal oxide film 24 is preferably greater than or equal to 3. Further, the value of AlO x /InO x in the metal oxide film 24 is preferably greater than or equal to the value of Al/In in In 0.18 Al 0.82 N, and for example, is greater than or equal to 4.6, and especially preferably greater than or equal to 10. In other words, it is preferable that the value of AlO x /InO x in the metal oxide film 24 is greater than or equal to the value of Al/In in the electron supply layer 23 .
  • the temperature of the water vapor oxidation is greater than or equal to 300° C. in order to efficiently sublimate In(OH) x generated and to efficiently obtain AlO x from Al(OH) x .
  • the temperature of the water vapor oxidation is preferably less than or equal to 800° C., and more preferably less than or equal to 500° C. because In losses occur in the electron supply layer 23 when the temperature is excessively high.
  • a sample 5 A in which an oxidation film is formed by thermally oxidizing In 0.18 Al 0.82 N illustrated in FIG. 5
  • a sample 6 A in which an oxidation film is formed by oxidizing In 0.18 Al 0.82 N with water vapor illustrated in FIG. 6
  • sheet resistances in 2DEGs of the respective samples 5 A and 6 A are measured.
  • FIG. 7 illustrates this measured result. The sheet resistances are measured by applying voltage between the source electrode and the drain electrode.
  • sample 5 A illustrated in FIG. 5 corresponds to a configuration, in which the gate electrode 931 and the protective film 940 are not formed in the semiconductor device illustrated in FIG. 1 .
  • the sample 6 A illustrated in FIG. 6 corresponds to a configuration, in which the gate electrode 31 and the protective film 40 are not formed in the semiconductor device according to the first embodiment illustrated in FIG. 2 .
  • the electron supply layers are formed of In 0.18 Al 0.82 N, and In 0.18 Al 0.82 N is oxidized for 30 minutes at a temperature of 300° C.
  • the sheet resistance of the sample 6 A is lower than that of the sample 5 A as illustrated in FIG. 7 . Therefore, electrons trapped in a metal oxide film can be reduced and a decrease in a density of 2DEG can be inhibited by the configuration having the metal oxide film formed by oxidizing In 0.18 Al 0.82 N with water vapor in comparison with the configuration having the metal oxide film formed by thermally oxidizing In 0.18 Al 0.82 N. That is, the current collapse can be inhibited and the decrease of the drain current can be inhibited by the configuration having the metal oxide film formed by oxidizing In 0.18 Al 0.82 N with water vapor in comparison with the configuration having the metal oxide film formed by thermally oxidizing In 0.18 Al 0.82 N.
  • a semiconductor device illustrated in FIG. 8 having a metal oxide film 954 formed by thermal oxidation similar to the semiconductor device illustrated in FIG. 1 and the semiconductor device according to the first embodiment illustrated in FIG. 2 are prepared to describe a result of measuring a relationship between Vds (drain-source voltage) and Id (drain current).
  • the metal oxide film 954 of the semiconductor device having the structure illustrated in FIG. 8 is formed by thermally oxidizing the surface of In 0.18 Al 0.82 N for 30 minutes at a temperature of 300° C.
  • the metal oxide film 24 of the semiconductor device according to the embodiment illustrated in FIG. 2 is formed by oxidizing the surface of In 0.18 Al 0.82 N with water vapor for 30 minutes at a temperature of 300° C.
  • FIG. 9 illustrates a relationship between Vds and Id in a case where Vg (gate voltage) is changed in the semiconductor device having the structure illustrated in FIG. 8 .
  • FIG. 10 illustrates a relationship between Vds and Id in a case where Vg (gate voltage) is changed in the semiconductor device according to the first embodiment illustrated in FIG. 2 .
  • drain current flows more in the semiconductor device according to the first embodiment illustrated in FIG. 2 than in the semiconductor device having the structure illustrated in FIG. 8 .
  • on-resistance (Ron) when Vg is 2V in the semiconductor device having the structure illustrated in FIG. 8 is 3.27 ⁇ mm
  • on-resistance when Vg is 2V in the semiconductor device according to the first embodiment illustrated in FIG. 2 is 2.65 ⁇ mm.
  • the semiconductor device according to first the embodiment can decrease the on-resistance more than the semiconductor device having the structure illustrated in FIG. 8 .
  • the metal oxide film 954 which is formed by thermally oxidizing In 0.18 Al 0.82 N, is formed on the surface of the electron supply layer 923 and electrons are trapped in a large quantity of InO x included in the metal oxide film 954 .
  • the metal oxide film 24 which is formed by oxidizing In 0.18 Al 0.82 N with water vapor, is formed on the surface of the electron supply layer 23 .
  • InO x included in the metal oxide film 24 is fewer than in the metal oxide film 954 formed by thermal oxidation, electrons trapped in the metal oxide film 24 are also few.
  • current collapse is inhibited, on-resistance is low, and a decrease of the drain current is inhibited.
  • the metal oxide film 24 is formed by oxidizing InAlN with water vapor.
  • the metal oxide film 24 according to the embodiment contains a large quantity of AlO x , whose insulation property is high. Therefore, a gate-leak current can be inhibited.
  • the buffer layer 11 the electron transport layer 21 , the spacer layer 22 , and the electron supply layer 23 are formed by causing nitride semiconductor layers to epitaxially grow.
  • the 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22 .
  • the nitride semiconductor layers are formed by epitaxial growth through Metal Organic Vapor Phase Epitaxy (MOVPE). Note that these nitride semiconductor layers may be formed by Molecular Beam Epitaxy (MBE) instead of MOVPE.
  • MBE Molecular Beam Epitaxy
  • a gap layer formed of a material such as GaN, may be formed (not illustrated).
  • a sapphire substrate, a Si substrate, a SiC substrate, or a GaN substrate may be used as the substrate 10 .
  • a SiC substrate is used as the substrate 10 .
  • the buffer layer 11 is formed of a material such as AlGaN.
  • the electron transport layer 21 is formed of i-GaN.
  • the spacer layer 22 is formed of AlN.
  • the electron supply layer 23 is formed of In 0.18 Al 0.82 N.
  • trimethyl indium (TMI) is used as a material gas of In
  • trimethyl aluminum (TMA) is used as a material gas of Al
  • trimethyl gallium (TMG) is used as a material gas of Ga
  • NH 3 (ammonia) is used as a material gas of N.
  • an element isolation area for isolating an element is formed (not illustrated). Specifically, a photoresist is applied on the electron supply layer 23 , and the photoresist is exposed by an exposure apparatus and developed to form a resist pattern having an opening at an area where the element isolation area is to be formed. Subsequently, Argon (Ar) ions are injected into the nitride semiconductor layer of the area, in which the resist pattern is not formed, to form the element isolation area.
  • the element isolation area may be formed by removing, through dry etching such as Reactive Ion Etching (RIE), a part of the nitride semiconductor layer of the area in which the resist pattern is not formed. After the element isolation area is formed, the resist pattern is removed by an organic solvent or the like.
  • the source electrode 32 and the drain electrode 33 are formed on the electron supply layer 23 .
  • a photoresist is applied on the electron supply layer 23 , and the photoresist is exposed by the exposure apparatus and developed to form a resist pattern (not illustrated) having an opening at respective areas where the source electrode 32 and the drain electrode 33 are to be formed.
  • stacked metal films which are formed of Ti/Al, are deposited (formed) by vacuum deposition, the stacked metal films that are formed on the resist pattern are immersed in an organic solvent. Thereby, the stacked metal films are removed together with the resist pattern through lift-off processing. In this way, the remaining stacked metal films form the source electrode 32 and the drain electrode 33 .
  • the stacked metal films formed of Ti/Al are a Ti film and an Al film that are formed on the electron supply layer 23 in this order. Subsequently, a heat treatment is performed at a temperature from 400° C. to 800° C. in a nitrogen atmosphere to cause the source electrode 32 and the drain electrode 33 to make an ohmic contact.
  • the exposed surface of In 0.18 Al 0.82 N forming the electron supply layer 23 is oxidized with water vapor to form the metal oxide film 24 .
  • water vapor at a temperature of from 300° C. to 500° C. is used to oxidize In 0.1 Al 0.82 N, exposed to the surface, to form the metal oxide film 24 .
  • the film thickness of the metal oxide film 24 formed by oxidizing In 0.18 Al 0.82 N with water vapor as described above is about 2 nm.
  • the film thickness of the metal oxide film 24 is less than or equal to 3 nm. Further, if the water vapor oxidation of In 0.18 Al 0.82 N is insufficient, the film thickness of the metal oxide film is thin and a proportion of remaining InO x is large. Therefore, according to the embodiment, it is preferable that the film thickness of the metal oxide film 24 is greater than or equal to 1 nm and less than or equal to 3 nm.
  • the protective film 40 having an opening portion 40 a is formed at an area where the gate electrode 31 is to be formed on the metal oxide film 24 .
  • a SiN film of which the film thickness is from 10 nm to 100 nm, is deposited (formed) through plasma chemical vapor deposition (CVD) or the like.
  • CVD plasma chemical vapor deposition
  • a photoresist is applied on the SiN film, and the photoresist is exposed by the exposure apparatus and developed to form a resist pattern (not illustrated) having an opening at an area where the gate electrode 31 is to be formed.
  • the metal oxide film 24 is exposed by removing the SiN film, exposed at the opening of the resist pattern, through dry etching such as RIE using fluorine gas as etching gas.
  • the protective film 40 having the opening portion 40 a is formed at the area where the gate electrode 31 is to be formed.
  • the resist pattern (not illustrated) is removed by an organic solvent or the like.
  • the protective film 40 may be formed of a material such as Al 2 O 3 , HfO 2 , SiO 2 , SiON, AlN, or AlON instead of SiN.
  • the gate electrode 31 is formed on the metal oxide film 24 exposed at the opening portion 40 a of the protective film 40 .
  • a photoresist is applied on the protective film 40 , the electron supply layer 23 , the source electrode 32 , and the drain electrode 33 , and the photoresist is exposed by the exposure apparatus and developed to form a resist pattern (not illustrated) having an opening at an area where the gate electrode 31 is to be formed.
  • stacked metal films which are formed of Ni/Au
  • the stacked metal films that are formed on the resist pattern are immersed in an organic solvent. Thereby, the stacked metal films are removed together with the resist pattern through lift-off processing. In this way, the remaining stacked metal films form the gate electrode 31 .
  • the stacked metal films formed of Ni/Au are a Ni film and an Au film that are formed on the electron supply layer 23 in this order.
  • the semiconductor device according to the first embodiment can be produced through the above described processes.
  • the semiconductor device according to the second embodiment is a semiconductor device having a structure, in which a metal oxide film 124 is formed.
  • a film thickness of an area located immediately below the gate electrode 31 is thicker than a film thickness of other areas.
  • the metal oxide film 124 is formed by a first oxidized area 124 a and a second oxidized area 124 b .
  • the first oxidized area 124 a is formed by oxidizing the surface of the electron supply layer 23 .
  • the second oxidized area 124 b is formed by oxidizing a deeper portion of the electron supply layer 23 than the first oxidized area 124 a .
  • a gate-leak current can be further inhibited by thickening the metal oxide film 124 located immediately below the gate electrode 31 .
  • the buffer layer 11 On the substrate 10 , the buffer layer 11 , the electron transport layer 21 , the spacer layer 22 , and the electron supply layer 23 are formed by causing nitride semiconductor layers to epitaxially grow. Thereby, in the electron transport layer 21 , the 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22 . Subsequently, the element isolation area for isolating the element is formed (not illustrated).
  • the source electrode 32 and the drain electrode 33 are formed on the electron supply layer 23 .
  • the exposed surface of In 0.1 Al 0.82 N forming the electron supply layer 23 is oxidized with water vapor to form the first oxidized area 124 a .
  • water vapor of which a temperature is greater than or equal to 300° C. and less than 500° C., is used to oxidize In 0.1 Al 0.82 N, exposed to the surface to form the first oxidized area 124 a .
  • the film thickness of the first oxidized area 124 a formed by oxidizing In 0.18 Al 0.82 N with water vapor as described above is about 2 nm.
  • the protective film 40 which has the opening portion 40 a at an area where the gate electrode 31 is to be formed, is formed on the first oxidized area 124 a.
  • the second oxidized area 124 b which is deeper than the first oxidized area, is formed by oxidizing with water vapor the second semiconductor layer at the area where the opening portion is formed.
  • the metal oxide film 124 is formed by the second oxidized area 124 b and the first oxidized area 124 a formed as described above. Specifically, water vapor, of which a temperature is greater than or equal to 500° C.
  • the electron supply layer 23 is not oxidized because the protective film 40 has been formed. However, at the area where the opening portion 40 a is formed, oxidation of the electron supply layer 23 progresses due to the opening portion 40 a .
  • the film thickness of the area at which the opening portion 40 a of the protective film 40 is formed is in a range of from 3 nm to 4 nm, and the film thickness of other areas is about 2 nm.
  • the gate electrode 31 is formed on the metal oxide film 124 exposed at the opening portion 40 a of the protective film 40 .
  • the gate electrode 31 is formed on the area, where the second oxidized area 124 b is formed and the film thickness is thick, of the metal oxide film 124 .
  • the film thickness, located immediately below the gate electrode 31 , of the metal oxide film 124 is formed to be thick.
  • the semiconductor device according to the second embodiment can be produced through the above described processes.
  • the semiconductor device according to the third embodiment is a semiconductor device having a structure, in which a gate recess is formed on the electron supply layer 23 and a metal oxide film 224 is formed by oxidizing, with water vapor, the surface of the electron supply layer 23 where the gate recess is formed.
  • the gate recess is formed on the electron supply layer 23 and the gate electrode is formed on the gate recess so that the gate voltage is made closer to normally-off.
  • the buffer layer 11 On the substrate 10 , the buffer layer 11 , the electron transport layer 21 , the spacer layer 22 , and the electron supply layer 23 are formed by causing nitride semiconductor layers to epitaxially grow. Thereby, in the electron transport layer 21 , the 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22 . Subsequently, the element isolation area for isolating the element is formed (not illustrated).
  • the source electrode 32 and the drain electrode 33 are formed on the electron supply layer 23 .
  • a gate recess 23 a is formed at an area of the electron supply layer 23 where the gate electrode 31 is to be formed.
  • a photoresist is applied on the electron supply layer 23 , and the photoresist is exposed by the exposure apparatus and developed to form a resist pattern (not illustrated) having an opening portion at an area where the gate recess 23 a is to be formed.
  • a part of the electron supply layer 23 exposed at the opening portion of the resist pattern is removed through dry etching such as RIE to form the gate recess 23 a .
  • RIE dry etching
  • a part of the electron supply layer 23 is removed to form the gate recess 23 a at the area on which the gate electrode 31 is to be formed.
  • the resist pattern (not illustrated) is removed by an organic solvent or the like.
  • exposed In 0.1 Al 0.82 N forming the electron supply layer 23 is oxidized with water vapor to form the metal oxide film 224 .
  • water vapor at a temperature of from 300° C. to 500° C. is used to oxidize In 0.18 Al 0.82 N to form the metal oxide film 224 .
  • the metal oxide film 224 is formed on the surface of the electron supply layer 23 , and the bottom surface and the side surfaces of the gate recess 23 a.
  • the protective film 40 is formed on the metal oxide film 224 .
  • the protective film 40 has an opening portion 40 a , at an area where the gate electrode 31 is to be formed, that is the area where the gate recess 23 a has been formed.
  • the gate electrode 31 is formed on the metal oxide film 224 .
  • the gate electrode 31 is formed at the area where the gate recess 23 a is formed at the opening portion 40 a of the protective film 40 .
  • the semiconductor device according to the third embodiment can be produced through the above described processes.
  • a gate recess is formed on the electron supply layer 23
  • a metal oxide film 324 is formed by oxidizing, with water vapor, the exposed surface of the electron supply layer 23
  • an insulation film 340 is formed on the metal oxide film 324 .
  • the metal oxide film 324 and the insulation film 340 are formed on the bottom surface and the side surfaces of the gate recess where the gate electrode 31 is to be formed.
  • the buffer layer 11 On the substrate 10 , the buffer layer 11 , the electron transport layer 21 , the spacer layer 22 , and the electron supply layer 23 are formed by causing nitride semiconductor layers to epitaxially grow. Thereby, in the electron transport layer 21 , the 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22 . Subsequently, the element isolation area for isolating the element is formed (not illustrated).
  • the source electrode 32 and the drain electrode 33 are formed on the electron supply layer 23 .
  • a gate recess 23 b is formed at an area of the electron supply layer 23 where the gate electrode 31 is to be formed.
  • In 0.18 Al 0.82 N forming the electron supply layer 23 is oxidized with water vapor to form the metal oxide film 324 .
  • water vapor at a temperature of from 300° C. to 500° C. is used to oxidize In 0.18 Al 0.82 N to form the metal oxide film 324 .
  • the metal oxide film 324 is formed on the surface of the electron supply layer 23 , and the bottom surface and the side surfaces of the gate recess 23 b.
  • the insulation film 340 is formed on the metal oxide film 324 .
  • the insulation film 340 is also formed on the metal oxide film 324 that is formed on the bottom surface and the side surfaces of the gate recess 23 b .
  • a SiN film of which the film thickness is from 10 nm to 100 nm, is deposited (formed) through plasma chemical vapor deposition (CVD) or the like to form the insulation film 340 .
  • the insulation film 340 formed as described above, has a function to decrease a gate-leak current at the area where the gate electrode 31 is formed and has a function as a protective film at other areas.
  • the insulation film 340 may be formed of a material such as Al 2 O 3 , HfO 2 , SiO 2 , SiON, AlN, or AlON instead of SiN.
  • the gate electrode 31 is formed on the insulation film 340 .
  • the gate electrode 31 is formed at the area where the gate recess 23 b had been formed.
  • the semiconductor device according to the fourth embodiment can be produced through the above described processes.
  • the fifth embodiment relates to a semiconductor device, a power supply device, and a high-frequency amplifier.
  • the semiconductor device according to the fifth embodiment is a semiconductor device discretely packaged according to one of the first to fourth embodiments, and the discretely packaged semiconductor device will be described with reference to FIG. 22 .
  • FIG. 22 schematically illustrates the inside of the discretely packaged semiconductor device in which positions of the electrodes and the like may be different from those in the first to fourth embodiments.
  • one transistor having HEMT or UMOS structure may be formed in the semiconductor device according to one of the first to fourth embodiments.
  • a semiconductor device produced according to one of the first to fourth embodiments is cut by dicing or the like to form a semiconductor chip 410 , which is a HEMT made of GaN semiconductor materials.
  • the semiconductor chip 410 is fixed on a lead frame 420 by a die attachment agent 430 such as solder. Note that the semiconductor chip 410 corresponds to one of the semiconductor devices in the first to fourth embodiments.
  • a gate electrode 411 is coupled to a gate lead 421 by a bonding wire 431
  • a source electrode 412 is coupled to a source lead 422 by a bonding wire 432
  • a drain electrode 413 is coupled to a drain lead 423 by a bonding wire 433 .
  • the bonding wires 431 , 432 , and 433 are formed of a metal material such as Al.
  • the gate electrode 411 is a gate electrode pad in the present embodiment, which is coupled to the gate electrode 31 of the semiconductor device according to one of the first to fourth embodiments.
  • the source electrode 412 is a source electrode pad, which is coupled to the source electrode 32 of the semiconductor device according to one of the first to fourth embodiments.
  • the drain electrode 413 is a drain electrode pad, which is coupled to the drain electrode 33 of the semiconductor device according to one of the first to fourth embodiments.
  • the power source device and the high-frequency amplifier according to the fifth embodiment are a power source device and a high-frequency amplifier using a semiconductor device according to any one of the first to fourth embodiments.
  • the power source device 460 includes a high-voltage primary circuit 461 , a low-voltage secondary circuit 462 , and a transformer 463 disposed between the primary circuit 461 and the secondary circuit 462 .
  • the primary circuit 461 includes an AC power supply 464 , multiple switching elements 466 (four in this example of FIG. 23 ), one switching element 467 , and the like.
  • the secondary circuit 462 includes multiple switching elements 468 (three in this example of FIG. 23 ).
  • the semiconductor device according to one of the first to fourth embodiments is used as the switching elements 466 and 467 of the primary circuit 461 .
  • the switching elements 466 and 467 of the primary circuit 461 are a normally-off semiconductor device.
  • the switching elements 468 used in the secondary circuit 462 , use typical MISFETs (metal insulator semiconductor field effect transistor) formed of silicon.
  • the high-frequency amplifier 470 in the fifth embodiment may be applied to a power amplifier for base station of a mobile phone, for example.
  • This high-frequency amplifier 470 includes a digital predistortion circuit 471 , mixers 472 , a power amplifier 473 , and a directional coupler 474 .
  • the digital predistortion circuit 471 compensates for non-linear distortion of an input signal.
  • the mixer 472 mixes the input signal compensated for non-linear distortion, with an alternating current signal.
  • the power amplifier 473 amplifies the input signal having been mixed with the alternating current signal. In the example illustrated in FIG.
  • the power amplifier 473 includes a semiconductor device according to one of the first to fourth embodiments.
  • the directional coupler 474 monitors an input signal and an output signal. In the circuit illustrated in FIG. 24 , by turning on/off a switch, for example, it is possible to mix an output signal with an alternating current signal by using the mixer 472 , and to transmit the mixed signal to the digital predistortion circuit 471 .
  • a semiconductor device includes a first semiconductor layer formed, on a substrate, of a nitride semiconductor; a second semiconductor layer formed, on the first semiconductor layer, of a nitride semiconductor; a source electrode formed on the second semiconductor layer; a drain electrode formed on the second semiconductor layer; a metal oxide film formed, between the source electrode and the drain electrode, on the second semiconductor layer; and a gate electrode formed on the metal oxide film, wherein the second semiconductor layer is formed of a material including InAlN or InAlGaN, and wherein a value of AlO x /InO x in the metal oxide film is greater than a value of Al/In in the second semiconductor layer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Nonlinear Science (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A semiconductor device includes: a first semiconductor layer formed, on a substrate, of a nitride semiconductor; a second semiconductor layer formed, on the first semiconductor layer, of a nitride semiconductor; a source electrode formed on the second semiconductor layer; a drain electrode formed on the second semiconductor layer; a metal oxide film formed, between the source electrode and the drain electrode, on the second semiconductor layer; and a gate electrode formed on the metal oxide film. The metal oxide film includes AlOx and InOx. AlOx/InOx in the metal oxide film is greater than or equal to 3.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application is a divisional of application Ser. No. 15/600,260, filed May 19, 2017, which is based upon and claims the benefit of priority of the prior Japanese Patent Application No. 2016-104276, filed on May 25, 2016 the entire contents of which are incorporated herein by reference.
FIELD
The embodiments discussed herein relate to a semiconductor device and a method for producing a semiconductor device.
BACKGROUND
Materials such as GaN, AlN, and InN that are nitride semiconductors and their mixed crystals have a wide band gap and are used for devices such as high output electronic devices or short wavelength light-emitting devices. For high output devices, techniques relating to Field-Effect Transistors (FET) and High Electron Mobility Transistors (HEMT) are developed (for example, Patent Document 1). HEMTs using such nitride semiconductors are used for devices such as high output/high efficiency amplifiers or high power switching devices.
As for a FET using nitride semiconductors, a HEMT, which uses GaN in an electron transport layer and uses AlGaN in an electron supply layer, is known. Two-Dimensional Electron Gas (2DEG) is generated in the electron supply layer through piezoelectric polarization or spontaneous polarization in GaN. Further, so as to make output and efficiency of a HEMT higher, a HEMT, which uses GaN in an electron transport layer and uses InAlN in an electron supply layer, is known. Spontaneous polarization of InAlN is high. Therefore, by using InAlN in the electron supply layer, it is possible to generate high concentration 2DEG and to cause a drain current to flow more than that of the HEMT using AlGaN in the electron supply layer.
When InAlN is used in an electron supply layer, the surface of InAlN is easily oxidized, current collapse is caused by indium oxide (InOx) included in oxide of InAlN, and a drain current decreases. Because InOx formed by oxidation of InAlN is chemically unstable, an oxygen defect is likely to occur. When an electron is trapped in the oxygen defect in InOx, a concentration of the 2DEG decreases, current collapse occurs, and a drain current decreases.
RELATED-ART DOCUMENTS Patent Documents
  • [Patent Document 1] Japanese Laid-open Patent Publication No. 2002-359256
  • [Patent Document 2] Japanese Laid-open Patent Publication No. 2012-174875
  • [Patent Document 3] Japanese Laid-open Patent Publication No. 2013-235986
SUMMARY
According to an aspect of the embodiments, a semiconductor device includes: a first semiconductor layer formed, on a substrate, of a nitride semiconductor; a second semiconductor layer formed, on the first semiconductor layer, of a nitride semiconductor; a source electrode formed on the second semiconductor layer; a drain electrode formed on the second semiconductor layer; a metal oxide film formed, between the source electrode and the drain electrode, on the second semiconductor layer; and a gate electrode formed on the metal oxide film. The metal oxide film includes AlOx and InOx. AlOx/InOx in the metal oxide film is greater than or equal to 3.
The object and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the claims. It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the invention.
BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 is a diagram illustrating a structure of a semiconductor device in which an electron supply layer is formed of InAlN;
FIG. 2 is a diagram illustrating a structure of a semiconductor device according to a first embodiment;
FIG. 3 is a graph illustrating characteristics, analyzed by XPS, of a film formed by oxidizing In0.18Al0.82 with oxygen;
FIG. 4 is a graph illustrating characteristics, analyzed by XPS, of a film formed by oxidizing In0.18Al0.82 with water vapor;
FIG. 5 is a diagram illustrating a structure of a sample 5A in which a film oxidized by oxygen is formed on a surface of an electron supply layer;
FIG. 6 is a diagram illustrating a structure of a sample 6A in which a film oxidized by water vapor is formed on a surface of an electron supply layer;
FIG. 7 is a graph illustrating a sheet resistance of the sample 5A and a sheet resistance of the sample 6A;
FIG. 8 is a diagram illustrating a structure of a semiconductor device used for comparison;
FIG. 9 is a graph illustrating Vds-Id characteristics of the semiconductor device having the structure illustrated in FIG. 8;
FIG. 10 is a graph illustrating Vds-Id characteristics of the semiconductor device according to the first embodiment;
FIGS. 11A to 11C are diagrams illustrating processes (1) of a method for producing the semiconductor device according to the first embodiment;
FIGS. 12A and 12B are diagrams illustrating processes (2) of the method for producing the semiconductor device according to the first embodiment;
FIG. 13 is a diagram illustrating a structure of a semiconductor device according to a second embodiment;
FIGS. 14A to 14C are diagrams illustrating processes (1) of a method for producing the semiconductor device according to the second embodiment;
FIGS. 15A to 15C are diagrams illustrating processes (2) of the method for producing the semiconductor device according to the second embodiment;
FIG. 16 is a diagram illustrating a structure of a semiconductor device according to a third embodiment;
FIGS. 17A to 17C are diagrams illustrating processes (1) of a method for producing the semiconductor device according to the third embodiment;
FIGS. 18A to 18C are diagrams illustrating processes (2) of the method for producing the semiconductor device according to the third embodiment;
FIG. 19 is a diagram illustrating a structure of a semiconductor device according to a fourth embodiment;
FIGS. 20A to 20C are diagrams illustrating processes (1) of a method for producing the semiconductor device according to the fourth embodiment;
FIGS. 21A to 21C are diagrams illustrating processes (2) of the method for producing the semiconductor device according to the fourth embodiment;
FIG. 22 is a diagram illustrating a semiconductor device discretely packaged according to a fifth embodiment;
FIG. 23 is a circuit diagram of a power supply device according to the fifth embodiment; and
FIG. 24 is a diagram illustrating a structure of a high-output amplifier according to the fifth embodiment.
 DESCRIPTION OF EMBODIMENT
In the following, embodiments will be described. Note that the same reference numerals are assigned to the same members, and their description may be omitted.
An object in one aspect of the embodiments is to provide, in a HEMT using InAlN for an electron supply layer, a semiconductor device with which a drain current does not decrease.
First Embodiment
First, a decrease of a drain current in a semiconductor device using InAlN for an electron supply layer will be described with reference to FIG. 1.
As illustrated in FIG. 1, a semiconductor device has a buffer layer 911, an electron transport layer 921, a spacer layer 922, and an electron supply layer 923, which are stacked on a substrate 910 and formed by epitaxial growth of nitride semiconductors. The substrate 910 is formed of a material such as SiC. The buffer layer 911 is formed of a material such as AlN or AlGaN. The electron transport layer 921 is formed of i-GaN. The spacer layer 922 is formed of AlN. The electron supply layer 923 is formed of InAlN. With this structure, in the electron transport layer 921, two-Dimensional Electron Gas (2DEG) 921 a is generated in the vicinity of the interface between the electron transport layer 921 and the spacer layer 922.
A gate electrode 931, a source electrode 932, and a drain electrode 933 are formed on the electron supply layer 923. Further, a protective film 940 is formed on an area of the electron supply layer 923 on which the gate electrode 931, the source electrode 932, and the drain electrode 933 are not formed. The protective film 940 is formed of a material such as SiN.
In the semiconductor device having such a structure, in a process after the electron supply layer 923 is formed and before the gate electrode 931 and the protective film 940 are formed, an exposed part of the electron supply layer 923 is oxidized and thus a metal oxide film 924 is formed. Accordingly, the gate electrode 931 and the protective film 940 are formed on the metal oxide film 924 in practice. The metal oxide film 924 is a film in which InAlN is oxidized, and includes a large quantity of InOx. As described above, because InOx included in the metal oxide film 924 formed by oxidation of InAlN is chemically unstable, an oxygen defect is likely to occur. When an electron 924 a is trapped in an oxygen defect in InOx, a concentration of the 2DEG decreases in response to this. As a result, current collapse occurs and a drain current decreases.
The inventors have examined oxidation of InAlN and found that the current collapse can be inhibited by oxidizing InAlN with water vapor rather than oxidizing InAlN with oxygen. The embodiments are based on knowledge found by the inventors as described above.
(Semiconductor Device)
Next, a semiconductor device according to a first embodiment will be described with reference to FIG. 2.
The semiconductor device according to the first embodiment has a buffer layer 11, an electron transport layer 21, a spacer layer 22, and an electron supply layer 23, which are stacked on a substrate 10 and formed by epitaxial growth of nitride semiconductors. The substrate 10 is formed of a material such as SiC. The buffer layer 11 is formed of a material such as AlN or GaN. The electron transport layer 21 is formed of i-GaN. The spacer layer 22 is formed of AlN. The electron supply layer 23 is formed of InAlN. Thus, in the electron transport layer 21, 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22. Note that the electron supply layer 23 may be a layer formed of InAlGaN. In other words, the electron supply layer 23 may be formed of a material including InAlN or InAlGaN. In this application, the electron transport layer 21 may be referred to as a first semiconductor layer and the electron supply layer 23 may be referred to as a second semiconductor layer. The first semiconductor layer may include the buffer layer 11, the electron transport layer 21, and the spacer layer 22.
A source electrode 32 and a drain electrode 33 are formed on the electron supply layer 23. On a surface in an area of the electron supply layer 23, where the source electrode 32 and the drain electrode 33 are not formed, a metal oxide film 24 is formed. The metal oxide film 24 is formed by oxidizing the area of the electron supply layer 23 with water vapor. A gate electrode 31 is formed on the metal oxide film 24. On an area of the metal oxide film 24, where the gate electrode 31 is not formed, a protective film 40 is formed. The protective film 40 is formed of a material such as SiN. Note that in this application, the protective film 40 may be referred to as an insulation film.
Next, a case of thermally oxidizing InAlN and a case of oxidizing InAlN with water vapor (steam) will be described. Note that In0.18Al0.82N is used as InAlN so as to lattice match with GaN. Both the thermal oxidation and the steam oxidation of In0.18Al0.82N are performed for 30 minutes at a temperature of 300° C. It is considered that the metal oxide film 924, formed in the semiconductor device illustrated in FIG. 1, is formed through thermal oxidation because the metal oxide film 924 is formed in a production process after the electron supply layer 923 is deposited (formed). That is, it is considered that the metal oxide film 924 is formed by oxidation by oxygen.
FIG. 3 is a result of analyzing, by X-ray Photoelectron Spectroscopy (XPS), the metal oxide film formed by thermally oxidizing In0.18Al0.82. FIG. 4 is a result of analyzing, by XPS, the metal oxide film formed by oxidizing In0.18Al0.82 with water vapor. A detection angle of the XPS in FIG. 3 and FIG. 4 is 15°. Information on a surface layer of a film can be accurately obtained when the detection angle of the XPS is a low angle rather than a high angle. A value of AlOx/InOx of the metal oxide film, formed by thermally oxidizing In0.18Al0.82 illustrated in FIG. 3, is 2.3. A value of AlOx/InOx of the metal oxide film, formed by oxidizing In0.18Al0.82 with water vapor illustrated in FIG. 4, is 10.8. Accordingly, the ratio of AlOx with respect to InOx can be increased by oxidizing In0.18Al0.82 with water vapor in comparison with a case of thermally oxidizing In0.18Al0.82. For AlOx, an insulation property is high and a defect is less likely to occur in comparison with InOx. Therefore, by increasing the ratio of AlOx with respect to InOx in the metal oxide film, it is possible to inhibit current collapse and to inhibit a decrease of the drain current. According to the semiconductor device in the embodiment, because the metal oxide film is formed by oxidizing In0.18Al0.82 with water vapor, it is possible to inhibit the current collapse and to inhibit decreasing of the drain current.
Here, AlOx/InOx indicates a ratio of the number of AlOx with respect to the number of InOx. In other words, AlOx/InOx indicates a ratio of Al atoms with respect to In atoms in a metal oxide film. Note that one or more kinds of aluminum oxide and one or more kinds of indium oxide may be included in the metal oxide film.
Next, reaction processes of thermal oxidation and water vapor oxidation of metal will be described. In a case where metal (M) is thermally oxidized with oxygen (O2), the metal is directly oxidized by oxygen as indicated in the following formula 1.
4M+302→2M 2 O 3  <Formula 1>
    • (M: Metal)
On the other hand, in a case where metal (M) is oxidized with water vapor (H2O), after the metal hydroxide is generated, the oxide is generated from the metal hydroxide as indicated in the following formula 2.
2M+6H 2 O→2M(OH)3+3H 2
2M(OH)3 →M 2 O 3+3H 2 O  <Formula 2>
    • (M: Metal)
Note that in a case where the metal (M) is In, In(OH)x sublimates at a temperature of 150° C. In a case where the metal (M) is Al, Al(OH)x becomes AlOx at a temperature of 300° C. Accordingly, in a case where InAlN is oxidized with water vapor at a temperature of 300° C., In(OH)x and Al(OH)x are generated first, but at this temperature, In(OH)x sublimates and Al(OH)x becomes AlOx. Therefore, because In becomes In(OH)x, sublimates, and decreases in the process of steam oxidation, the ratio of Al with respect to In increases in the metal oxide film formed by oxidizing In0.18Al0.82 with water vapor. Thus, it is considered that, when the metal oxide film is formed by oxidizing In0.18Al0.82 with water vapor, AlOx/InOx is 10.8, which is high. As described above, in the metal oxide film, as the ratio of AlOx increases, defects decrease and electron traps are reduced. Therefore, decreasing of the drain current can be prevented.
Note that AlOx/InOx in the metal oxide film formed by thermally oxidizing In0.28Al0.82 is 2.3, which is lower than Al/In in In0.18Al0.82N before oxidized, which is about 4.6. Here, because In is more easily oxidized than the Al included in In0.18Al0.82N, it is estimated that, in a state of not being oxidized sufficiently, a proportion of InOx generated as oxide of In is higher than a proportion of AlOx generated as oxide of Al.
Therefore, according to the embodiment, the value of AlOx/InOx in the metal oxide film 24 is preferably greater than or equal to 3. Further, the value of AlOx/InOx in the metal oxide film 24 is preferably greater than or equal to the value of Al/In in In0.18Al0.82N, and for example, is greater than or equal to 4.6, and especially preferably greater than or equal to 10. In other words, it is preferable that the value of AlOx/InOx in the metal oxide film 24 is greater than or equal to the value of Al/In in the electron supply layer 23. Note that when In0.18Al0.82N is oxidized with water vapor, because In becomes In(OH)x and sublimates, the value of AlOx/InOx in the metal oxide film 24 becomes higher than the value of Al/In in In0.18Al0.82N before being oxidized with water vapor.
Further, according to the embodiment, it is preferable that, when InAlN is oxidized by water vapor (steam), the temperature of the water vapor oxidation is greater than or equal to 300° C. in order to efficiently sublimate In(OH)x generated and to efficiently obtain AlOx from Al(OH)x. Further, the temperature of the water vapor oxidation is preferably less than or equal to 800° C., and more preferably less than or equal to 500° C. because In losses occur in the electron supply layer 23 when the temperature is excessively high.
Next, a sample 5A, in which an oxidation film is formed by thermally oxidizing In0.18Al0.82N illustrated in FIG. 5, and a sample 6A, in which an oxidation film is formed by oxidizing In0.18Al0.82N with water vapor illustrated in FIG. 6, are prepared. Then, sheet resistances in 2DEGs of the respective samples 5A and 6A are measured. FIG. 7 illustrates this measured result. The sheet resistances are measured by applying voltage between the source electrode and the drain electrode.
Note that the sample 5A illustrated in FIG. 5 corresponds to a configuration, in which the gate electrode 931 and the protective film 940 are not formed in the semiconductor device illustrated in FIG. 1. The sample 6A illustrated in FIG. 6 corresponds to a configuration, in which the gate electrode 31 and the protective film 40 are not formed in the semiconductor device according to the first embodiment illustrated in FIG. 2. Note that in the respective samples 5A and 6A, the electron supply layers are formed of In0.18Al0.82N, and In0.18Al0.82N is oxidized for 30 minutes at a temperature of 300° C.
As a result, the sheet resistance of the sample 6A is lower than that of the sample 5A as illustrated in FIG. 7. Therefore, electrons trapped in a metal oxide film can be reduced and a decrease in a density of 2DEG can be inhibited by the configuration having the metal oxide film formed by oxidizing In0.18Al0.82N with water vapor in comparison with the configuration having the metal oxide film formed by thermally oxidizing In0.18Al0.82N. That is, the current collapse can be inhibited and the decrease of the drain current can be inhibited by the configuration having the metal oxide film formed by oxidizing In0.18Al0.82N with water vapor in comparison with the configuration having the metal oxide film formed by thermally oxidizing In0.18Al0.82N.
Next, a semiconductor device illustrated in FIG. 8 having a metal oxide film 954 formed by thermal oxidation similar to the semiconductor device illustrated in FIG. 1 and the semiconductor device according to the first embodiment illustrated in FIG. 2 are prepared to describe a result of measuring a relationship between Vds (drain-source voltage) and Id (drain current). Note that the metal oxide film 954 of the semiconductor device having the structure illustrated in FIG. 8 is formed by thermally oxidizing the surface of In0.18Al0.82N for 30 minutes at a temperature of 300° C. The metal oxide film 24 of the semiconductor device according to the embodiment illustrated in FIG. 2 is formed by oxidizing the surface of In0.18Al0.82N with water vapor for 30 minutes at a temperature of 300° C. FIG. 9 illustrates a relationship between Vds and Id in a case where Vg (gate voltage) is changed in the semiconductor device having the structure illustrated in FIG. 8. FIG. 10 illustrates a relationship between Vds and Id in a case where Vg (gate voltage) is changed in the semiconductor device according to the first embodiment illustrated in FIG. 2.
As illustrated in FIG. 9 and FIG. 10, when Vg (gate voltage) is the same, drain current (Id) flows more in the semiconductor device according to the first embodiment illustrated in FIG. 2 than in the semiconductor device having the structure illustrated in FIG. 8. From FIG. 9 and FIG. 10, on-resistance (Ron) when Vg is 2V in the semiconductor device having the structure illustrated in FIG. 8 is 3.27 Ω·mm, and on-resistance when Vg is 2V in the semiconductor device according to the first embodiment illustrated in FIG. 2 is 2.65 Ω·mm. Thus, the semiconductor device according to first the embodiment can decrease the on-resistance more than the semiconductor device having the structure illustrated in FIG. 8.
As described above, in the semiconductor device having the structure illustrated in FIG. 8, the metal oxide film 954, which is formed by thermally oxidizing In0.18Al0.82N, is formed on the surface of the electron supply layer 923 and electrons are trapped in a large quantity of InOx included in the metal oxide film 954. Thus, a current collapse is generated by the electrons trapped in the metal oxide film 954, the on-resistance increases, and the drain current decreases. In contrast, in the semiconductor device according to the first embodiment illustrated in FIG. 2, the metal oxide film 24, which is formed by oxidizing In0.18Al0.82N with water vapor, is formed on the surface of the electron supply layer 23. Accordingly, because InOx included in the metal oxide film 24 is fewer than in the metal oxide film 954 formed by thermal oxidation, electrons trapped in the metal oxide film 24 are also few. Thus, according to the semiconductor device of the embodiment, current collapse is inhibited, on-resistance is low, and a decrease of the drain current is inhibited.
Further, in the semiconductor device according to the embodiment, the metal oxide film 24 is formed by oxidizing InAlN with water vapor. Thus, in comparison with the metal oxide film formed by thermal oxidation, the metal oxide film 24 according to the embodiment contains a large quantity of AlOx, whose insulation property is high. Therefore, a gate-leak current can be inhibited.
(Method for Producing Semiconductor Device)
Next, a method for producing the semiconductor device according to the first embodiment will be described with reference to FIG. 11 and FIG. 12.
First, as illustrated in FIG. 11A, on the substrate 10, the buffer layer 11, the electron transport layer 21, the spacer layer 22, and the electron supply layer 23 are formed by causing nitride semiconductor layers to epitaxially grow. Thereby, in the electron transport layer 21, the 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22. The nitride semiconductor layers are formed by epitaxial growth through Metal Organic Vapor Phase Epitaxy (MOVPE). Note that these nitride semiconductor layers may be formed by Molecular Beam Epitaxy (MBE) instead of MOVPE. On the electron supply layer 23, a gap layer, formed of a material such as GaN, may be formed (not illustrated).
For example, a sapphire substrate, a Si substrate, a SiC substrate, or a GaN substrate may be used as the substrate 10. According to the embodiment, a SiC substrate is used as the substrate 10. The buffer layer 11 is formed of a material such as AlGaN. The electron transport layer 21 is formed of i-GaN. The spacer layer 22 is formed of AlN. The electron supply layer 23 is formed of In0.18Al0.82N.
When these nitride semiconductor layers are deposited (formed) through MOVPE, trimethyl indium (TMI) is used as a material gas of In, trimethyl aluminum (TMA) is used as a material gas of Al, and trimethyl gallium (TMG) is used as a material gas of Ga. NH3 (ammonia) is used as a material gas of N. These material gases are supplied to a reacting furnace of a MOVPE apparatus using hydrogen (H2) as a carrier gas.
Subsequently, an element isolation area for isolating an element is formed (not illustrated). Specifically, a photoresist is applied on the electron supply layer 23, and the photoresist is exposed by an exposure apparatus and developed to form a resist pattern having an opening at an area where the element isolation area is to be formed. Subsequently, Argon (Ar) ions are injected into the nitride semiconductor layer of the area, in which the resist pattern is not formed, to form the element isolation area. The element isolation area may be formed by removing, through dry etching such as Reactive Ion Etching (RIE), a part of the nitride semiconductor layer of the area in which the resist pattern is not formed. After the element isolation area is formed, the resist pattern is removed by an organic solvent or the like.
Next, as illustrated in FIG. 11B, the source electrode 32 and the drain electrode 33 are formed on the electron supply layer 23. Specifically, a photoresist is applied on the electron supply layer 23, and the photoresist is exposed by the exposure apparatus and developed to form a resist pattern (not illustrated) having an opening at respective areas where the source electrode 32 and the drain electrode 33 are to be formed. Subsequently, after stacked metal films, which are formed of Ti/Al, are deposited (formed) by vacuum deposition, the stacked metal films that are formed on the resist pattern are immersed in an organic solvent. Thereby, the stacked metal films are removed together with the resist pattern through lift-off processing. In this way, the remaining stacked metal films form the source electrode 32 and the drain electrode 33. Note that the stacked metal films formed of Ti/Al are a Ti film and an Al film that are formed on the electron supply layer 23 in this order. Subsequently, a heat treatment is performed at a temperature from 400° C. to 800° C. in a nitrogen atmosphere to cause the source electrode 32 and the drain electrode 33 to make an ohmic contact.
Next, as illustrated in FIG. 11C, the exposed surface of In0.18Al0.82N forming the electron supply layer 23 is oxidized with water vapor to form the metal oxide film 24. Specifically, water vapor at a temperature of from 300° C. to 500° C. is used to oxidize In0.1Al0.82N, exposed to the surface, to form the metal oxide film 24. At this time, it is preferable to perform the process of water vapor oxidation in a vacuum in order to promote sublimation of In(OH)x generated. The film thickness of the metal oxide film 24 formed by oxidizing In0.18Al0.82N with water vapor as described above is about 2 nm. Here, In0.18Al0.82N is not very deeply oxidized in the water vapor oxidation. Therefore, the film thickness of the metal oxide film 24, formed by using water vapor at a temperature from 300° C. to 500° C. to oxidize In0.18Al0.82N, is less than or equal to 3 nm. Further, if the water vapor oxidation of In0.18Al0.82N is insufficient, the film thickness of the metal oxide film is thin and a proportion of remaining InOx is large. Therefore, according to the embodiment, it is preferable that the film thickness of the metal oxide film 24 is greater than or equal to 1 nm and less than or equal to 3 nm.
Next, as illustrated in FIG. 12A, the protective film 40 having an opening portion 40 a is formed at an area where the gate electrode 31 is to be formed on the metal oxide film 24. Specifically, a SiN film, of which the film thickness is from 10 nm to 100 nm, is deposited (formed) through plasma chemical vapor deposition (CVD) or the like. Subsequently, a photoresist is applied on the SiN film, and the photoresist is exposed by the exposure apparatus and developed to form a resist pattern (not illustrated) having an opening at an area where the gate electrode 31 is to be formed. Subsequently, the metal oxide film 24 is exposed by removing the SiN film, exposed at the opening of the resist pattern, through dry etching such as RIE using fluorine gas as etching gas. In this way, the protective film 40 having the opening portion 40 a is formed at the area where the gate electrode 31 is to be formed. Subsequently, the resist pattern (not illustrated) is removed by an organic solvent or the like. Note that, according to the embodiment, the protective film 40 may be formed of a material such as Al2O3, HfO2, SiO2, SiON, AlN, or AlON instead of SiN.
Next, as illustrated in FIG. 12B, the gate electrode 31 is formed on the metal oxide film 24 exposed at the opening portion 40 a of the protective film 40. Specifically, a photoresist is applied on the protective film 40, the electron supply layer 23, the source electrode 32, and the drain electrode 33, and the photoresist is exposed by the exposure apparatus and developed to form a resist pattern (not illustrated) having an opening at an area where the gate electrode 31 is to be formed. Subsequently, after stacked metal films, which are formed of Ni/Au, are deposited (formed) by vacuum deposition, the stacked metal films that are formed on the resist pattern are immersed in an organic solvent. Thereby, the stacked metal films are removed together with the resist pattern through lift-off processing. In this way, the remaining stacked metal films form the gate electrode 31. Note that the stacked metal films formed of Ni/Au are a Ni film and an Au film that are formed on the electron supply layer 23 in this order.
The semiconductor device according to the first embodiment can be produced through the above described processes.
Second Embodiment
(Semiconductor Device)
Next, a semiconductor device according to a second embodiment will be described with reference to FIG. 13.
As illustrated in FIG. 13, the semiconductor device according to the second embodiment is a semiconductor device having a structure, in which a metal oxide film 124 is formed. In the metal oxide film 124, a film thickness of an area located immediately below the gate electrode 31 is thicker than a film thickness of other areas. The metal oxide film 124 is formed by a first oxidized area 124 a and a second oxidized area 124 b. The first oxidized area 124 a is formed by oxidizing the surface of the electron supply layer 23. The second oxidized area 124 b is formed by oxidizing a deeper portion of the electron supply layer 23 than the first oxidized area 124 a. A gate-leak current can be further inhibited by thickening the metal oxide film 124 located immediately below the gate electrode 31.
(Method for Producing Semiconductor Device)
Next, a method for producing a semiconductor device according to the second embodiment will be described with reference to FIG. 14 and FIG. 15.
First, as illustrated in FIG. 14A, on the substrate 10, the buffer layer 11, the electron transport layer 21, the spacer layer 22, and the electron supply layer 23 are formed by causing nitride semiconductor layers to epitaxially grow. Thereby, in the electron transport layer 21, the 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22. Subsequently, the element isolation area for isolating the element is formed (not illustrated).
Next, as illustrated in FIG. 14B, the source electrode 32 and the drain electrode 33 are formed on the electron supply layer 23.
Next, as illustrated in FIG. 14C, the exposed surface of In0.1Al0.82N forming the electron supply layer 23 is oxidized with water vapor to form the first oxidized area 124 a. Specifically, water vapor, of which a temperature is greater than or equal to 300° C. and less than 500° C., is used to oxidize In0.1Al0.82N, exposed to the surface to form the first oxidized area 124 a. At this time, it is preferable to perform the process of water vapor oxidation in a vacuum in order to promote sublimation of In(OH)x generated. The film thickness of the first oxidized area 124 a formed by oxidizing In0.18Al0.82N with water vapor as described above is about 2 nm.
Next, as illustrated in FIG. 15A, the protective film 40, which has the opening portion 40 a at an area where the gate electrode 31 is to be formed, is formed on the first oxidized area 124 a.
Next, as illustrated in FIG. 15B, at the area where the opening portion 40 a of the protective film 40 is formed, a deeper portion of the electron supply layer 23 than the first oxidized area 124 a is oxidized to form the second oxidized area 124 b. In other words, the second oxidized area 124 b, which is deeper than the first oxidized area, is formed by oxidizing with water vapor the second semiconductor layer at the area where the opening portion is formed. The metal oxide film 124 is formed by the second oxidized area 124 b and the first oxidized area 124 a formed as described above. Specifically, water vapor, of which a temperature is greater than or equal to 500° C. and less than or equal to 800° C., is used to oxidize In0.18Al0.82N, forming the electron supply layer 23 at the opening portion 40 a of the protective film 40, in order to form the second oxidized area 124 b. At the area where the opening portion 40 a is not formed, the electron supply layer is not oxidized because the protective film 40 has been formed. However, at the area where the opening portion 40 a is formed, oxidation of the electron supply layer 23 progresses due to the opening portion 40 a. That is, because the temperature of water vapor is higher than in the case of forming the first oxidized area 124 a, at the area where the opening portion 40 a of the protective film 40 is formed, water vapor enters deeply through the exposed first oxidized area 124 a. Thus, the deeper portion of the electron supply layer 23 than the first oxidized area 124 a is oxidized to form the second oxidized area 124 b. In this way, it is possible to thicken the film thickness of the metal oxide film 124 at the area where the opening portion 40 a of the protective film 40 is formed. In the metal oxide film 124 formed as described above, the film thickness of the area at which the opening portion 40 a of the protective film 40 is formed is in a range of from 3 nm to 4 nm, and the film thickness of other areas is about 2 nm.
Next, as illustrated in FIG. 15C, the gate electrode 31 is formed on the metal oxide film 124 exposed at the opening portion 40 a of the protective film 40. The gate electrode 31 is formed on the area, where the second oxidized area 124 b is formed and the film thickness is thick, of the metal oxide film 124. Thus, the film thickness, located immediately below the gate electrode 31, of the metal oxide film 124 is formed to be thick.
The semiconductor device according to the second embodiment can be produced through the above described processes.
Note that other configurations of the second embodiment are similar to those of the first embodiment.
Third Embodiment
(Semiconductor Device)
Next, a semiconductor device according to a third embodiment will be described with reference to FIG. 16.
As illustrated in FIG. 16, the semiconductor device according to the third embodiment is a semiconductor device having a structure, in which a gate recess is formed on the electron supply layer 23 and a metal oxide film 224 is formed by oxidizing, with water vapor, the surface of the electron supply layer 23 where the gate recess is formed. The gate recess is formed on the electron supply layer 23 and the gate electrode is formed on the gate recess so that the gate voltage is made closer to normally-off.
(Method for Producing Semiconductor Device)
Next, a method for producing the semiconductor device according to the third embodiment will be described with reference to FIG. 17 and FIG. 18.
First, as illustrated in FIG. 17A, on the substrate 10, the buffer layer 11, the electron transport layer 21, the spacer layer 22, and the electron supply layer 23 are formed by causing nitride semiconductor layers to epitaxially grow. Thereby, in the electron transport layer 21, the 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22. Subsequently, the element isolation area for isolating the element is formed (not illustrated).
Next, as illustrated in FIG. 17B, the source electrode 32 and the drain electrode 33 are formed on the electron supply layer 23.
Next, as illustrated in FIG. 17C, a gate recess 23 a is formed at an area of the electron supply layer 23 where the gate electrode 31 is to be formed. Specifically, a photoresist is applied on the electron supply layer 23, and the photoresist is exposed by the exposure apparatus and developed to form a resist pattern (not illustrated) having an opening portion at an area where the gate recess 23 a is to be formed. Subsequently, a part of the electron supply layer 23 exposed at the opening portion of the resist pattern is removed through dry etching such as RIE to form the gate recess 23 a. In other words, a part of the electron supply layer 23 is removed to form the gate recess 23 a at the area on which the gate electrode 31 is to be formed. Subsequently, the resist pattern (not illustrated) is removed by an organic solvent or the like.
Next, as illustrated in FIG. 18A, exposed In0.1Al0.82N forming the electron supply layer 23 is oxidized with water vapor to form the metal oxide film 224. Specifically, water vapor at a temperature of from 300° C. to 500° C. is used to oxidize In0.18Al0.82N to form the metal oxide film 224. Thus, the metal oxide film 224 is formed on the surface of the electron supply layer 23, and the bottom surface and the side surfaces of the gate recess 23 a.
Next, as illustrated in FIG. 18B, the protective film 40 is formed on the metal oxide film 224. The protective film 40 has an opening portion 40 a, at an area where the gate electrode 31 is to be formed, that is the area where the gate recess 23 a has been formed.
Next, as illustrated in FIG. 18C, the gate electrode 31 is formed on the metal oxide film 224. The gate electrode 31 is formed at the area where the gate recess 23 a is formed at the opening portion 40 a of the protective film 40.
The semiconductor device according to the third embodiment can be produced through the above described processes.
Note that other configurations of the third embodiment are similar to those of the first embodiment.
Fourth Embodiment
(Semiconductor Device)
Next, a semiconductor device according to a fourth embodiment will be described with reference to FIG. 19.
As illustrated in FIG. 19, in the semiconductor device according to the fourth embodiment, a gate recess is formed on the electron supply layer 23, a metal oxide film 324 is formed by oxidizing, with water vapor, the exposed surface of the electron supply layer 23, and an insulation film 340 is formed on the metal oxide film 324. Thus, the metal oxide film 324 and the insulation film 340 are formed on the bottom surface and the side surfaces of the gate recess where the gate electrode 31 is to be formed. By forming the metal oxide film 324 and the insulation film 340 on the bottom surface and the side surfaces of the gate recess, it is possible to make the gate voltage closer to normally-off and to further inhibit a gate leak-current.
(Method for Producing Semiconductor Device)
Next, a method for producing the semiconductor device according to the fourth embodiment will be described with reference to FIG. 20 and FIG. 21.
First, as illustrated in FIG. 20A, on the substrate 10, the buffer layer 11, the electron transport layer 21, the spacer layer 22, and the electron supply layer 23 are formed by causing nitride semiconductor layers to epitaxially grow. Thereby, in the electron transport layer 21, the 2DEG 21 a is generated in the vicinity of the interface between the electron transport layer 21 and the spacer layer 22. Subsequently, the element isolation area for isolating the element is formed (not illustrated).
Next, as illustrated in FIG. 20B, the source electrode 32 and the drain electrode 33 are formed on the electron supply layer 23.
Next, as illustrated in FIG. 20C, a gate recess 23 b is formed at an area of the electron supply layer 23 where the gate electrode 31 is to be formed.
Next, as illustrated in FIG. 21A, In0.18Al0.82N forming the electron supply layer 23 is oxidized with water vapor to form the metal oxide film 324. Specifically, water vapor at a temperature of from 300° C. to 500° C. is used to oxidize In0.18Al0.82N to form the metal oxide film 324. Thus, the metal oxide film 324 is formed on the surface of the electron supply layer 23, and the bottom surface and the side surfaces of the gate recess 23 b.
Next, as illustrated in FIG. 21B, the insulation film 340 is formed on the metal oxide film 324. The insulation film 340 is also formed on the metal oxide film 324 that is formed on the bottom surface and the side surfaces of the gate recess 23 b. According to the fourth embodiment, a SiN film, of which the film thickness is from 10 nm to 100 nm, is deposited (formed) through plasma chemical vapor deposition (CVD) or the like to form the insulation film 340. The insulation film 340, formed as described above, has a function to decrease a gate-leak current at the area where the gate electrode 31 is formed and has a function as a protective film at other areas. Note that, the insulation film 340 may be formed of a material such as Al2O3, HfO2, SiO2, SiON, AlN, or AlON instead of SiN.
Next, as illustrated in FIG. 21C, the gate electrode 31 is formed on the insulation film 340. The gate electrode 31 is formed at the area where the gate recess 23 b had been formed.
The semiconductor device according to the fourth embodiment can be produced through the above described processes.
Note that other configurations of the fourth embodiment are similar to those of the first embodiment.
Fifth Embodiment
Next, a fifth embodiment will be described. The fifth embodiment relates to a semiconductor device, a power supply device, and a high-frequency amplifier.
The semiconductor device according to the fifth embodiment is a semiconductor device discretely packaged according to one of the first to fourth embodiments, and the discretely packaged semiconductor device will be described with reference to FIG. 22. Note that FIG. 22 schematically illustrates the inside of the discretely packaged semiconductor device in which positions of the electrodes and the like may be different from those in the first to fourth embodiments. Further, in the description of the fifth embodiment, one transistor having HEMT or UMOS structure may be formed in the semiconductor device according to one of the first to fourth embodiments.
First, a semiconductor device produced according to one of the first to fourth embodiments is cut by dicing or the like to form a semiconductor chip 410, which is a HEMT made of GaN semiconductor materials. The semiconductor chip 410 is fixed on a lead frame 420 by a die attachment agent 430 such as solder. Note that the semiconductor chip 410 corresponds to one of the semiconductor devices in the first to fourth embodiments.
Next, a gate electrode 411 is coupled to a gate lead 421 by a bonding wire 431, a source electrode 412 is coupled to a source lead 422 by a bonding wire 432, and a drain electrode 413 is coupled to a drain lead 423 by a bonding wire 433. Note that the bonding wires 431, 432, and 433 are formed of a metal material such as Al. According to the fifth embodiment, the gate electrode 411 is a gate electrode pad in the present embodiment, which is coupled to the gate electrode 31 of the semiconductor device according to one of the first to fourth embodiments. Also, the source electrode 412 is a source electrode pad, which is coupled to the source electrode 32 of the semiconductor device according to one of the first to fourth embodiments. Also, the drain electrode 413 is a drain electrode pad, which is coupled to the drain electrode 33 of the semiconductor device according to one of the first to fourth embodiments.
Next, resin sealing is performed by a transfer molding method using a mold resin 440. In this way, the discretely packaged semiconductor device such as the HEMT using GaN semiconductor materials can be produced.
Next, the power source device and the high-frequency amplifier will be described according to the fifth embodiment. The power source device and the high-frequency amplifier according to the fifth embodiment are a power source device and a high-frequency amplifier using a semiconductor device according to any one of the first to fourth embodiments.
First, the power source device in the fifth embodiment will be described with reference to FIG. 23. The power source device 460 according to the fifth embodiment includes a high-voltage primary circuit 461, a low-voltage secondary circuit 462, and a transformer 463 disposed between the primary circuit 461 and the secondary circuit 462. The primary circuit 461 includes an AC power supply 464, multiple switching elements 466 (four in this example of FIG. 23), one switching element 467, and the like. The secondary circuit 462 includes multiple switching elements 468 (three in this example of FIG. 23). In the example illustrated in FIG. 23, the semiconductor device according to one of the first to fourth embodiments is used as the switching elements 466 and 467 of the primary circuit 461. Note that it is preferable that the switching elements 466 and 467 of the primary circuit 461 are a normally-off semiconductor device. The switching elements 468, used in the secondary circuit 462, use typical MISFETs (metal insulator semiconductor field effect transistor) formed of silicon.
Next, the high-frequency amplifier in the fifth embodiment will be described with reference to FIG. 24. The high frequency amplifier 470 in the fifth embodiment may be applied to a power amplifier for base station of a mobile phone, for example. This high-frequency amplifier 470 includes a digital predistortion circuit 471, mixers 472, a power amplifier 473, and a directional coupler 474. The digital predistortion circuit 471 compensates for non-linear distortion of an input signal. The mixer 472 mixes the input signal compensated for non-linear distortion, with an alternating current signal. The power amplifier 473 amplifies the input signal having been mixed with the alternating current signal. In the example illustrated in FIG. 24, the power amplifier 473 includes a semiconductor device according to one of the first to fourth embodiments. The directional coupler 474 monitors an input signal and an output signal. In the circuit illustrated in FIG. 24, by turning on/off a switch, for example, it is possible to mix an output signal with an alternating current signal by using the mixer 472, and to transmit the mixed signal to the digital predistortion circuit 471.
A semiconductor device according to an embodiment includes a first semiconductor layer formed, on a substrate, of a nitride semiconductor; a second semiconductor layer formed, on the first semiconductor layer, of a nitride semiconductor; a source electrode formed on the second semiconductor layer; a drain electrode formed on the second semiconductor layer; a metal oxide film formed, between the source electrode and the drain electrode, on the second semiconductor layer; and a gate electrode formed on the metal oxide film, wherein the second semiconductor layer is formed of a material including InAlN or InAlGaN, and wherein a value of AlOx/InOx in the metal oxide film is greater than a value of Al/In in the second semiconductor layer.
The embodiments have been specifically described above, but the present invention is not limited to the specific embodiments and various modifications and variations may be made without departing from the scope of the present invention.
All examples and conditional language provided herein are intended for pedagogical purposes of aiding the reader in understanding the invention and the concepts contributed by the inventors to further the art, and are not to be construed as limitation to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of superiority and inferiority of the invention. Although one or more embodiments of the present invention have been described in detail, it should be understood that various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention.

Claims (6)

What is claimed is:
1. A method for producing a semiconductor device, the method comprising:
forming, on a substrate, a first semiconductor layer of a nitride semiconductor;
forming, on the first semiconductor layer, a second semiconductor layer of a nitride semiconductor;
forming a source electrode and a drain electrode on the second semiconductor layer;
forming a metal oxide film by oxidizing, with water vapor, a surface of the second semiconductor layer between the source electrode and the drain electrode such that the metal oxide film includes AlOx and InOx and AIOx/InOx in the metal oxide film is greater than or equal to 4.6; and
forming a gate electrode on the metal oxide film.
2. The method according to claim 1, wherein the metal oxide film is formed by oxidizing the surface of the second semiconductor layer with water vapor of which a temperature is greater than or equal to 300° C. and less than or equal to 800° C.
3. The method according to claim 1, wherein the metal oxide film is formed by oxidizing the surface of the second semiconductor layer with water vapor of which a temperature is greater than or equal to 300° C. and less than or equal to 500° C.
4. The method according to claim 1 further comprising:
forming an insulation film, having an opening portion at an area where the gate electrode is to be formed on the metal oxide film, after the metal oxide film is formed,
wherein the gate electrode is formed on the metal oxide film at the opening portion of the insulation film.
5. The method according to claim 1 further comprising:
removing a part of the second semiconductor layer to form a gate recess at an area on which the gate electrode is to be formed, after the second semiconductor layer is formed,
wherein the metal oxide film is formed by oxidizing the second semiconductor layer with water vapor after the gate recess is formed, and
wherein the gate electrode is formed on the area where the gate recess is formed.
6. The method according to claim 1, wherein the second semiconductor layer is formed of a material including InAlN or InAIGaN.
US16/385,161 2016-05-25 2019-04-16 Method for manufacturing gate insulator for HEMT Active US10796917B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/385,161 US10796917B2 (en) 2016-05-25 2019-04-16 Method for manufacturing gate insulator for HEMT

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2016-104276 2016-05-25
JP2016104276A JP6852283B2 (en) 2016-05-25 2016-05-25 Manufacturing method of semiconductor devices
US15/600,260 US10312094B2 (en) 2016-05-25 2017-05-19 AlOx/InOx gate insulator for HEMT
US16/385,161 US10796917B2 (en) 2016-05-25 2019-04-16 Method for manufacturing gate insulator for HEMT

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/600,260 Division US10312094B2 (en) 2016-05-25 2017-05-19 AlOx/InOx gate insulator for HEMT

Publications (2)

Publication Number Publication Date
US20190244821A1 US20190244821A1 (en) 2019-08-08
US10796917B2 true US10796917B2 (en) 2020-10-06

Family

ID=60418198

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/600,260 Active US10312094B2 (en) 2016-05-25 2017-05-19 AlOx/InOx gate insulator for HEMT
US16/385,161 Active US10796917B2 (en) 2016-05-25 2019-04-16 Method for manufacturing gate insulator for HEMT

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US15/600,260 Active US10312094B2 (en) 2016-05-25 2017-05-19 AlOx/InOx gate insulator for HEMT

Country Status (2)

Country Link
US (2) US10312094B2 (en)
JP (1) JP6852283B2 (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002359256A (en) 2001-05-31 2002-12-13 Fujitsu Ltd Field effect compound semiconductor device
US20100012977A1 (en) 2008-07-15 2010-01-21 Interuniversitair Microelektronica Centrum Vzw (Imec) Semiconductor device
US20120211761A1 (en) 2011-02-21 2012-08-23 Fujitsu Limited Semiconductor device and method for manufacturing semiconductor device
JP2013235986A (en) 2012-05-09 2013-11-21 Sharp Corp Switching element and method of manufacturing switching element
US20140264451A1 (en) 2013-03-18 2014-09-18 Fujitsu Limited Semiconductor device and method for producing the same, power supply device, and high-frequency amplifier
US20150303291A1 (en) 2014-04-17 2015-10-22 Fujitsu Limited Semiconductor device and method of manufacturing semiconductor device
JP2015207589A (en) 2014-04-17 2015-11-19 富士通株式会社 Semiconductor device and method of manufacturing semiconductor device
US9443968B2 (en) 2010-05-04 2016-09-13 Samsung Electronics Co., Ltd. High electron mobility transistors including lightly doped drain regions and methods of manufacturing the same

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002359256A (en) 2001-05-31 2002-12-13 Fujitsu Ltd Field effect compound semiconductor device
US8309987B2 (en) 2008-07-15 2012-11-13 Imec Enhancement mode semiconductor device
US20100012977A1 (en) 2008-07-15 2010-01-21 Interuniversitair Microelektronica Centrum Vzw (Imec) Semiconductor device
JP2010045343A (en) 2008-07-15 2010-02-25 Imec Semiconductor device
US9443968B2 (en) 2010-05-04 2016-09-13 Samsung Electronics Co., Ltd. High electron mobility transistors including lightly doped drain regions and methods of manufacturing the same
JP2012174875A (en) 2011-02-21 2012-09-10 Fujitsu Ltd Semiconductor device and method of manufacturing semiconductor device
US20120211761A1 (en) 2011-02-21 2012-08-23 Fujitsu Limited Semiconductor device and method for manufacturing semiconductor device
JP2013235986A (en) 2012-05-09 2013-11-21 Sharp Corp Switching element and method of manufacturing switching element
US20140264451A1 (en) 2013-03-18 2014-09-18 Fujitsu Limited Semiconductor device and method for producing the same, power supply device, and high-frequency amplifier
JP2014183080A (en) 2013-03-18 2014-09-29 Fujitsu Ltd Semiconductor device and method of manufacturing the same, power-supply device, and high-frequency amplifier
US9755061B2 (en) 2013-03-18 2017-09-05 Fujitsu Limited Semiconductor device and method for producing the same, power supply device, and high-frequency amplifier
US20170352752A1 (en) 2013-03-18 2017-12-07 Fujitsu Limited Semiconductor device and method for producing the same, power supply device, and high-frequency amplifier
US20150303291A1 (en) 2014-04-17 2015-10-22 Fujitsu Limited Semiconductor device and method of manufacturing semiconductor device
JP2015207589A (en) 2014-04-17 2015-11-19 富士通株式会社 Semiconductor device and method of manufacturing semiconductor device
US9412830B2 (en) 2014-04-17 2016-08-09 Fujitsu Limited Semiconductor device and method of manufacturing semiconductor device
US20160300926A1 (en) 2014-04-17 2016-10-13 Fujitsu Limited Semiconductor device and method of manufacturing semiconductor device
US20170256400A1 (en) 2014-04-17 2017-09-07 Fujitsu Limited Semiconductor device and method of manufacturing semiconductor device

Non-Patent Citations (7)

* Cited by examiner, † Cited by third party
Title
JPOA-Office Action dated Apr. 28, 2020 issued with respect to the basic Japanese Patent Application No. 2016-104276, with full machine English translation. ** References 1-2 cited in the JPOA were previously submitted in the IDS filed on Dec. 8, 2019.
JPOA—Office Action dated Apr. 28, 2020 issued with respect to the basic Japanese Patent Application No. 2016-104276, with full machine English translation. ** References 1-2 cited in the JPOA were previously submitted in the IDS filed on Dec. 8, 2019.
JPOA-Office Action dated Oct. 8, 2019 issued with respect to the basic Japanese Patent Application No. 2016-104276, with full machine translated office action.
JPOA—Office Action dated Oct. 8, 2019 issued with respect to the basic Japanese Patent Application No. 2016-104276, with full machine translated office action.
USPTO, (Luke) Non-Final Rejection, dated Nov. 2, 2018, in parent U.S. Appl. No. 15/600,260 [allowed].
USPTO, (Luke) Notice of Allowance and Notice of Allowability, dated Feb. 27, 2019, in parent U.S. Appl. No. 15/600,260 [allowed].
USPTO, (Luke) Restriction Requirement, dated Jun. 28, 2018, in parent U.S. Appl. No. 15/600,260 [allowed].

Also Published As

Publication number Publication date
US20170345661A1 (en) 2017-11-30
US20190244821A1 (en) 2019-08-08
US10312094B2 (en) 2019-06-04
JP6852283B2 (en) 2021-03-31
JP2017212325A (en) 2017-11-30

Similar Documents

Publication Publication Date Title
US20140264364A1 (en) Semiconductor device
US9269782B2 (en) Semiconductor device
US9231095B2 (en) Method for manufacturing semiconductor device
US20130075750A1 (en) Semiconductor device
JP5784441B2 (en) Semiconductor device and manufacturing method of semiconductor device
US10032875B2 (en) Semiconductor device and method for manufacturing the semiconductor device
US10263103B2 (en) Semiconductor apparatus
US20140367694A1 (en) Semiconductor device and manufacturing method thereof
JP2014072428A (en) Process of manufacturing semiconductor crystal substrate, process of manufacturing semiconductor device, semiconductor crystal substrate, and semiconductor device
US10084059B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP2015095600A (en) Semiconductor device and semiconductor device manufacturing method
JP2020113625A (en) Semiconductor device, method of manufacturing semiconductor device, and amplifier
US20180197979A1 (en) Semiconductor device, power supply apparatus and high-frequency amplifier
US10796917B2 (en) Method for manufacturing gate insulator for HEMT
JP2021044588A (en) Semiconductor device and manufacturing method for semiconductor device
JP6642200B2 (en) Semiconductor device and method of manufacturing semiconductor device
US10312344B2 (en) Semiconductor device, manufacturing method of semiconductor device, power unit, and amplifier
JP6792135B2 (en) Compound semiconductor device and its manufacturing method
US11038045B2 (en) Semiconductor device
Ozaki et al. AlO x/InO x gate insulator for HEMT
JP2014220338A (en) Semiconductor device

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4