US10734523B2 - Nanosheet substrate to source/drain isolation - Google Patents
Nanosheet substrate to source/drain isolation Download PDFInfo
- Publication number
- US10734523B2 US10734523B2 US16/102,198 US201816102198A US10734523B2 US 10734523 B2 US10734523 B2 US 10734523B2 US 201816102198 A US201816102198 A US 201816102198A US 10734523 B2 US10734523 B2 US 10734523B2
- Authority
- US
- United States
- Prior art keywords
- layer
- recess
- nanosheet
- substrate
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 239000002135 nanosheet Substances 0.000 title claims abstract description 125
- 239000000758 substrate Substances 0.000 title claims abstract description 79
- 238000002955 isolation Methods 0.000 title claims description 28
- 239000010410 layer Substances 0.000 claims abstract description 256
- 239000011241 protective layer Substances 0.000 claims abstract description 46
- 238000000034 method Methods 0.000 claims abstract description 45
- 238000000151 deposition Methods 0.000 claims abstract description 8
- 238000000926 separation method Methods 0.000 claims description 58
- 230000003190 augmentative effect Effects 0.000 claims description 22
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 17
- 229910052710 silicon Inorganic materials 0.000 claims description 16
- 239000010703 silicon Substances 0.000 claims description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 15
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 14
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical group N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 14
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 8
- 239000003989 dielectric material Substances 0.000 claims description 6
- 238000002513 implantation Methods 0.000 claims description 5
- 238000005468 ion implantation Methods 0.000 claims description 4
- 230000001590 oxidative effect Effects 0.000 claims description 4
- 229910052785 arsenic Inorganic materials 0.000 claims description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 2
- 239000000463 material Substances 0.000 description 24
- -1 but not limited to Substances 0.000 description 15
- 230000008569 process Effects 0.000 description 12
- 125000006850 spacer group Chemical group 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 229910052814 silicon oxide Inorganic materials 0.000 description 8
- 150000001875 compounds Chemical class 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 7
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 229910020751 SixGe1-x Inorganic materials 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000010884 ion-beam technique Methods 0.000 description 3
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 229910020781 SixOy Inorganic materials 0.000 description 2
- 229910002370 SrTiO3 Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 229910052593 corundum Inorganic materials 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910001845 yogo sapphire Inorganic materials 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- 229910004160 TaO2 Inorganic materials 0.000 description 1
- CFOAUMXQOCBWNJ-UHFFFAOYSA-N [B].[Si] Chemical compound [B].[Si] CFOAUMXQOCBWNJ-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 229910000070 arsenic hydride Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- NQKXFODBPINZFK-UHFFFAOYSA-N dioxotantalum Chemical compound O=[Ta]=O NQKXFODBPINZFK-UHFFFAOYSA-N 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 229910000167 hafnon Inorganic materials 0.000 description 1
- 238000001534 heteroepitaxy Methods 0.000 description 1
- 238000001657 homoepitaxy Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229910021426 porous silicon Inorganic materials 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- UVGLBOPDEUYYCS-UHFFFAOYSA-N silicon zirconium Chemical compound [Si].[Zr] UVGLBOPDEUYYCS-UHFFFAOYSA-N 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910000314 transition metal oxide Inorganic materials 0.000 description 1
- 229910052845 zircon Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
- H01L21/823425—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures manufacturing common source or drain regions between a plurality of conductor-insulator-semiconductor structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/6681—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET using dummy structures having essentially the same shape as the semiconductor body, e.g. to provide stability
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y40/00—Manufacture or treatment of nanostructures
Definitions
- the present invention generally relates to nanosheet devices, and more particularly to electrical separation of a substrate from nanosheet device source/drains.
- a Field Effect Transistor typically has a source, a channel, and a drain, where current flows from the source to the drain, and a gate that controls the flow of current through the device channel.
- Field Effect Transistors can have a variety of different structures, for example, FETs have been fabricated with the source, channel, and drain formed in the substrate material itself, where the current flows horizontally (i.e., in the plane of the substrate), and FinFETs have been formed with the channel extending outward from the substrate, but where the current also flows horizontally from a source to a drain.
- the channel for the FinFET can be an upright slab of thin rectangular silicon (Si), commonly referred to as the fin with a gate on the fin, as compared to a MOSFET with a single gate parallel with the plane of the substrate.
- Si thin rectangular silicon
- MOSFET MOSFET
- an n-FET or a p-FET can be formed.
- Two FETs also can be coupled to form a complementary metal oxide semiconductor (CMOS) device, where a p-channel MOSFET and n-channel MOSFET are coupled together.
- CMOS complementary metal oxide semiconductor
- a method of forming a nanosheet device includes forming a nanosheet channel layer stack and dummy gate structure on a substrate.
- the method further includes forming a curved recess in the substrate surface adjacent to the nanosheet channel layer stack.
- the method further includes depositing a protective layer on the curved recess, dummy gate structure, and exposed sidewall surfaces of the nanosheet layer stack, and removing a portion of the protective layer on the curved recess to form a downward-spiked ridge around the rim of the curved recess.
- the method further includes extending the curved recess deeper into the substrate to form an extended recess, and forming a sacrificial layer at the surface of the extended recess in the substrate.
- a method of forming a nanosheet device includes forming alternating separation layers and nanosheet channel layers on a substrate, and a dummy gate structure on the alternating separation layers and nanosheet channel layers.
- the method further includes forming a curved recess in the substrate surface adjacent to the nanosheet channel layer stack using a directional etch.
- the method further includes depositing a protective layer on the curved recess, dummy gate structure, and exposed sidewall surfaces of the nanosheet layer stack.
- the method further includes removing a portion of the protective layer on the curved recess to form a downward-spiked ridge around the rim of the curved recess.
- the method further includes extending the curved recess deeper into the substrate to form an extended recess.
- the method further includes forming a sacrificial layer at the surface of the extended recess in the substrate, and removing the sacrificial layer from the surface of the extended recess to form an enlarged recess.
- a nanosheet device in accordance with yet another embodiment of the present invention, includes one or more nanosheet channel layer segments on a support pillar formed by a substrate.
- the nanosheet device further includes an active gate structure on the one or more nanosheet channel layer segments, and an isolation fill layer having a rounded portion adjacent to an upper portion of the support pillar, wherein the isolation fill layer is in an augmented recess and on the sidewalls of the support pillar.
- FIG. 1 is a cross-sectional side view showing a dummy gate structure on alternating separation layers and nanosheet channel layers, in accordance with an embodiment of the present invention
- FIG. 2 is a cross-sectional side view showing a dummy gate structure on alternating separation layer segments and nanosheet channel layer segments after performing a layer cut using the dummy gate as a template, in accordance with an embodiment of the present invention
- FIG. 3 is a cross-sectional side view showing a dummy gate structure on alternating separation layer segments and nanosheet channel layer segments that form a nanosheet channel layer stack, and a curved recess formed in the surface of the substrate adjacent to the nanosheet channel layer stack, in accordance with an embodiment of the present invention
- FIG. 4 is a cross-sectional side view showing a protective layer on the dummy gate structure, the exposed sidewall surfaces of the nanosheet channel layer stack, and on the surface of the curved recess in the substrate, in accordance with an embodiment of the present invention
- FIG. 5 is a cross-sectional side view showing an extended recess formed in the substrate adjacent to the nanosheet layer stacks through the protective layer on the surface of the curved recess, while the protective layer remains on the exposed sidewall surfaces of the nanosheet layer stack, in accordance with an embodiment of the present invention
- FIG. 6 is a cross-sectional side view showing a sacrificial layer formed on the exposed surfaces of the extended recesses in the substrate, in accordance with an embodiment of the present invention
- FIG. 7 is a cross-sectional side view showing an enlarged recess after removing the sacrificial layer from the exposed surfaces of the extended recesses, in accordance with an embodiment of the present invention.
- FIG. 8 is a cross-sectional side view showing a second sacrificial layer formed on the exposed surfaces of the enlarged recesses, in accordance with an embodiment of the present invention.
- FIG. 9 is a cross-sectional side view showing an augmented recess after removing the second sacrificial layer from the exposed surfaces of the enlarged recesses, in accordance with an embodiment of the present invention.
- FIG. 10 is a cross-sectional side view showing an isolation fill layer formed in the augmented recess and on the protective layer, in accordance with an embodiment of the present invention.
- FIG. 11 is a cross-sectional side view showing the isolation fill layer removed from the protective layer on the sidewalls of the dummy gate structure and nanosheet layer stack, and a portion of the isolation fill layer removed from the augmented recess, in accordance with an embodiment of the present invention
- FIG. 12 is a cross-sectional side view showing the protective layer removed from the sidewalls of the dummy gate structure and nanosheet layer stack, in accordance with an embodiment of the present invention.
- FIG. 13 is a cross-sectional side view showing portions of the alternating separation layer segments removed to form cavities adjacent to the nanosheet channel layers, in accordance with an embodiment of the present invention
- FIG. 14 is a cross-sectional side view showing plugs formed in the cavities adjacent to the nanosheet channel layers, in accordance with an embodiment of the present invention.
- FIG. 15 is a cross-sectional side view showing source/drains formed on the exposed sidewalls of the nanosheet channel layers, in accordance with an embodiment of the present invention.
- FIG. 16 is a cross-sectional side view showing the dummy gate structure and separation layers replaced with an active gate structure, in accordance with an embodiment of the present invention.
- Embodiments of the present invention provide a device with reduced source/drain leakage through the substrate by increasing the separation distance and inserting an insulator material between the substrate and the doped semiconductor source/drains.
- Embodiments of the present invention provide a method of increasing the gap between a substrate and the source/drains of a nanosheet device by recessing the substrate adjacent to a nanosheet stack and undercutting a portion of the substrate below a nanosheet stack.
- a dielectric fill can be deposited in the substrate recess and undercut portion to electrically insulate the source/drains from the substrate.
- Exemplary applications/uses to which the present invention can be applied include, but are not limited to: nanosheet transistor devices, logic circuits using nanosheet transistors, and memory circuits using nanosheet transistors.
- FIG. 1 a cross-sectional side view of a dummy gate structure on alternating separation layers and nanosheet channel layers is shown, in accordance with an embodiment of the present invention.
- a stack of alternating separation layers 120 and nanosheet channel layers 130 can be formed on a substrate 110 , where the separation layers 120 and nanosheet channel layers 130 can be formed by epitaxial growth on the substrate 110 .
- the separation layers 120 and nanosheet channel layers 130 can be a semiconductor material, where the material of the nanosheet channel layers 130 can function as a device channel, and the material of the separation layers 120 can be selectively etched relative to the material of the nanosheet channel layers 130 .
- a nanosheet layer stack can include one or more nanosheet channel layers 130 and one or more separation layers 120 , where one of the one or more separation layers 120 can be between the substrate surface and a bottom nanosheet channel layer 130 closest to the substrate surface.
- the nanosheet channel layers 130 can be silicon (Si) or silicon-germanium (SiGe), where the nanosheet channel layers 130 can be an intrinsic semiconductor.
- the separation layers 120 can be silicon (Si) or silicon-germanium (SiGe), where the separation layers 120 can be the opposite material from the nanosheet channel layers 130 .
- the nanosheet channel layers 130 can be silicon (Si) and the separation layers 120 can be silicon-germanium (SiGe), so the separation layers 120 can be selectively etched.
- the separation layers 120 can be silicon-germanium (Si x Ge 1-x ), where the germanium concentration can be about 30 at. % to about 80 at. %, or about 60 at. % (atomic percent).
- the nanosheet channel layers can be silicon-germanium (Si x Ge 1-x ), and the separation layers can be silicon (Si).
- the nanosheet channel layers 130 can be the same material as the substrate 110 .
- the separation layers 120 can have a thickness in a range of about 3 nm to about 20 nm, or in the range of about 10 nm to about 15 nm, or about 10 nm, although other thicknesses are also contemplated.
- the nanosheet channel layers 130 can have a thickness in a range of about 2 nm to about 10 nm, or in the range of about 3 nm to about 7 nm, or about 5 nm, although other thicknesses are also contemplated.
- a separation layers 120 can be formed on at least a portion of an exposed substrate surface, where the separation layers 120 can be epitaxially grown on a single crystal substrate 110 having a predetermined crystal orientation.
- the separation layers 120 can be a material that is different from the exposed substrate material, where the separation layers 120 can be heteroepitaxially grown on the substrate surface.
- the material of the separation layers 120 can be selected to reduce inherent strain in the epitaxially grown layer, and the thickness of the separation layers 120 can be kept below the critical thickness at which dislocations (e.g., threading dislocations) could appear.
- N nanosheet channel layers 130 alternating with N or N+1 separation layers 120 can form a nanosheet layer stack on a substrate 110 , where N can be a predetermined number of nanosheet channel layers 130 .
- the substrate 110 can be a semiconductor-on-insulator (SeOI) substrate with an active semiconductor surface layer or a semiconductor substrate (e.g., single crystal silicon wafer).
- the substrate can be a single crystal silicon (Si) or silicon germanium (SiGe), wafer, or have a single crystal silicon (Si) or silicon germanium (SiGe) surface/active layer.
- the substrate can include crystalline, semi-crystalline, microcrystalline, or amorphous portions.
- the substrate can be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily (i.e., with doping) of a single element, for example, silicon (Si) or germanium (Ge), or the substrate can include a compound, for example, Al 2 O 3 , SiO 2 , SiC, or SiGe.
- a single element e.g., silicon
- germanium germanium
- a dummy gate structure 142 can be formed on the top layer of the alternating separation layers 120 and nanosheet channel layers 130 .
- the dummy gate structure 142 can include sidewall spacers 140 , a dummy gate fill 150 , a dummy gate cap 160 , and a dummy gate cover 170 .
- a dummy gate fill layer can be formed on the top layer of the alternating separation layers 120 and nanosheet channel layers 130 .
- the dummy gate fill layer can be masked an patterned to form on or more a dummy gate fills 150 on the alternating separation layers 120 and nanosheet channel layers 130 .
- the dummy gate fill 150 can be a material that can be easily and selectively removed from the top layer of the separation layers 120 and nanosheet channel layers 130 , including, but not limited to, poly-silicon (p-Si), amorphous silicon (a-Si), amorphous carbon (a-C), silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), and combinations thereof.
- p-Si poly-silicon
- a-Si amorphous silicon
- a-C amorphous carbon
- SiO silicon oxide
- SiN silicon nitride
- SiON silicon oxynitride
- a sidewall spacer 140 can be formed on each of the dummy gates.
- the sidewall spacers 140 can be conformally deposited on the dummy gate fill 150 and etched back to expose the top surface of the dummy gate fill 150 .
- the sidewall spacer 140 can be on four sides of the dummy gate fill 150 , such that the sidewall spacer 140 is completely around the dummy gate fill 150 .
- the sidewall spacer 140 can be a low-k dielectric materials, including, but not limited to, silicon boron carbonitride (SiBCN), silicon oxy carbonitride (SiOCN), SiCOH, or combinations thereof.
- SiBCN silicon boron carbonitride
- SiOCN silicon oxy carbonitride
- SiCOH SiCOH
- the dummy gate cap 160 can be formed on the dummy gate fill 150 , where the gate cap layer can be formed on the dummy gate layer, and patterned and etched to form the dummy gate cap 160 with the dummy gate fill 150 , before forming the sidewall spacer 140 .
- the dummy gate cap 160 can be made of a nitride dielectric material, including silicon nitride (SiN), silicon carbide (SiC), or a combination thereof, where the material of the dummy gate cap 160 can be selectively etched relative to the material of the sidewall spacer 140 .
- the dummy gate cap 160 can be made of stoichiometric silicon nitride (Si 3 N 4 ).
- a dummy gate cover 170 can be formed on the dummy gate cap 160 , where the dummy gate cover 170 can be formed by depositing and etching a layer of dummy gate cover material.
- the dummy gate cover 170 can be made of silicon oxide (SiO), for example silicon dioxide (SiO 2 ), where the dummy gate cover 170 can be selectively removed relative to the dummy gate cap 160 and the sidewall spacer 140 .
- the dummy gate cover 170 can be made of stoichiometric silicon oxide (SiO 2 ).
- FIG. 2 is a cross-sectional side view showing a dummy gate structure on alternating separation layer segments and nanosheet channel layer segments after performing a layer cut using the dummy gate as a template, in accordance with an embodiment of the present invention.
- portions of the nano sheet channel layers 130 and separation layers 120 can be removed using the dummy gate structure 142 as a template (e.g., a mask) through a stack cut process. Removal of the exposed portions of the nanosheet channel layers 130 and separation layers 120 using a selective, directional etch, for example, a reactive ion etch (RIE) can form alternating separation layer segments 125 and nanosheet channel layer segments 135 under the dummy gate structure. Different RIE processes can be used to selectively remove the different materials of the different layers. The separation layer segments 125 and nanosheet channel layer segments 135 can form a nanosheet channel layer stack 132 beneath the dummy gate structure 142 .
- RIE reactive ion etch
- FIG. 3 is a cross-sectional side view showing a dummy gate structure on alternating separation layer segments and nanosheet channel layer segments that form a nanosheet channel layer stack, and a curved recess formed in the surface of the substrate adjacent to the nanosheet layer stack, in accordance with an embodiment of the present invention.
- the exposed portions of the substrate adjacent to one or more dummy gate structure(s) 142 and nanosheet channel layer stacks 132 can be removed to form curved recess(es) 112 into the surface of the substrate 110 , where the curved recess(es) 112 can be formed by a directional etch (e.g., RIE).
- RIE directional etch
- the RIE process can be controlled to form the curved recess(es) 112 with a deeper etch in the middle of the recess and less of an etch direction adjacent to the nanosheet channel layer stacks 132 .
- the deepest portion of the curved recess(es) 112 can be about 3 nanometers (nm) to about 10 nm below the top surface of the substrate 110 .
- the depth of the curved recess(es) 112 can be determined by the ability to protect the channel sidewalls during a lateral recess etch.
- FIG. 4 is a cross-sectional side view showing a protective layer on the dummy gate structure, the exposed sidewall surfaces of the nanosheet layer stack, and on the surface of the curved recess in the substrate, in accordance with an embodiment of the present invention.
- a protective layer 180 can be formed on the dummy gate structure 142 , the exposed sidewall surfaces of the nanosheet layer stack 132 , and on the surface of the curved recess 112 in the substrate 110 .
- the protective layer 180 can be formed by a conformal deposition, for example, atomic layer deposition (ALD), plasma enhanced ALD (PEALD), or a combination thereof.
- ALD atomic layer deposition
- PEALD plasma enhanced ALD
- the protective layer 180 can have a thickness in a range of about 1 nm to about 5 nm, or about 2 nm to about 3 nm, although other thicknesses are also contemplated.
- the protective layer 180 can be made of a dielectric material, including, but not limited to, silicon oxycarbide (SiOC), silicon oxynitride (SiON), or a combination thereof, where the protective layer 180 can be selectively etched relative to the dummy gate cover 170 , dummy gate cap 160 , and the sidewall spacer 140 .
- the protective layer 180 can be a material and thickness that protects the separation layer segments 125 and nanosheet channel layer segments 135 from an oxidizing atmosphere during a subsequent oxidation of the substrate 110 .
- FIG. 5 is a cross-sectional side view showing an extended recess formed in the substrate adjacent to the nanosheet layer stacks through the protective layer on the surface of the curved recess, while the protective layer remains on the exposed sidewall surfaces of the nanosheet layer stack, in accordance with an embodiment of the present invention.
- portions of the protective layer 180 on horizontal surfaces can be removed using a directional etch (e.g., RIE), where material approximately perpendicular to the direction of the ion beam can be selectively removed, while material approximately parallel with the ion beam can remain.
- a directional etch e.g., RIE
- Portions of the protective layer 180 on the curved recess(es) 112 can be removed, while other portions of the protective layer 180 at the edges of the curved recess(es) 112 can remain to form a downward-spiked ridge 183 around the rim of the curved recess(es) 112 due to the directional nature of the removal process.
- Portions of the protective layer 180 on the sidewall spacers 140 , dummy gate cover 170 , and sidewalls of the separation layer segments 125 and nanosheet channel layer segments 135 can form protective layer segments 185 .
- the curved recess(es) 112 can be extended into the substrate to form extended recess(es) 114 adjacent to the nanosheet layer stacks 132 .
- the curved recess(es) 112 can be extended into the substrate to form extended recess(es) 114 by an additional distances in a range of about 20 nm to about 50 nm. Formation of the extended recess(es) 114 can form support pillars 111 below the nanosheet layer stack 132 and dummy gate structure 142 from the substrate 110 .
- FIG. 6 is a cross-sectional side view showing a sacrificial layer formed on the exposed surfaces of the extended recesses in the substrate, in accordance with an embodiment of the present invention.
- the exposed surface of the substrate 110 in the extended recess(es) 114 can be reacted with a reactant to form a selectively etchable first sacrificial layer 190 .
- the exposed surface of the substrate 110 in the extended recess(es) 114 can be reacted with an oxidizing species, for example, oxygen (O 2 ), ozone (O 3 ), oxygen radicals (O ⁇ ), etc., to form a semiconductor oxide sacrificial layer 190 of the substrate material (e.g., SiO) that can be selectively removed.
- an oxidizing species for example, oxygen (O 2 ), ozone (O 3 ), oxygen radicals (O ⁇ ), etc.
- the first sacrificial layer 190 can be formed to a thickness in a range of about 1 nm to about 3 nm, or about 1 nm, where the thickness of the first sacrificial layer 190 can be determined by the time and process parameters of the oxidation process.
- the first sacrificial layer 190 can be formed by ion implantation into the exposed surface of the substrate, where the ions implanted can alter the etching rate and selectivity of the implanted surface.
- arsenic (As) can be implanted into a silicon substrate to alter the etching characteristics of the implanted region.
- a directional implantation, for example, ion beam implantation of arsine (AsH 3 ), can be used to implant the atomic species.
- the first sacrificial layer 190 formed by ion implantation can have a thickness in a range of about 2 nm to about 10 nm, where the thickness can vary depending on the implantation process used.
- FIG. 7 is a cross-sectional side view showing an enlarged recess after removing the sacrificial layer from the exposed surfaces of the extended recesses, in accordance with an embodiment of the present invention.
- the first sacrificial layer 190 can be removed to form an enlarged recess 116 from an extended recess 114 , where the enlarged recess 116 has greater lateral dimensions by about twice the sacrificial layer 190 thickness, and a greater depth than the extended recess 114 by about the sacrificial layer 190 thickness.
- the sacrificial layer 190 can be removed using a selective isotropic etch, for example, a wet chemical etch or a dry plasma etch.
- the formation and removal of sacrificial layers can be repeated a sufficient number of times to achieve a predetermined depth and undercut distance below the nanosheet channel layer stack 132 .
- FIG. 8 is a cross-sectional side view showing a second sacrificial layer formed on the exposed surfaces of the enlarged recesses, in accordance with an embodiment of the present invention.
- a second sacrificial layer 200 can be formed on the exposed surfaces of the enlarged recesses 116 .
- the second sacrificial layer 200 can be formed using oxidation or implantation.
- the process used to form the second sacrificial layer 200 can be the same process that was used to form first sacrificial layer 190 , or the other of the two processes.
- FIG. 9 is a cross-sectional side view showing an augmented recess after removing the second sacrificial layer from the exposed surfaces of the enlarged recesses, in accordance with an embodiment of the present invention.
- the second sacrificial layer 200 can be removed to form an augmented recess 118 from the enlarged recess 116 , where the augmented recess 118 has greater lateral dimensions by about twice the second sacrificial layer 200 thickness, and a greater depth than the enlarged recess 116 by about the second sacrificial layer 200 thickness.
- the second sacrificial layer 200 can be removed using a selective isotropic etch, for example, a wet chemical etch or a dry plasma etch.
- the second sacrificial layer 200 can be under an edge of the bottom separation layer 120 of the nanosheet channel layer stack 132 , such that removal of the second sacrificial layer 200 forms an undercut below the bottom separation layer 120 .
- the removal of the second sacrificial layer 200 or subsequently formed sacrificial layer can cause the downward-spiked ridge 183 to at least partially break away from the rim of the augmented recess 118 due to a loss of the supporting surface adjoining the downward-spiked ridge 183 .
- a portion of the protective layer segment 185 forming a downward-spiked ridge 183 adjacent to the bottom separation layer 120 of the nanosheet channel layer stack 132 may remain due to the connection to the protective layer segment 185 and support from the sidewalls of the nanosheet channel layer stack 132 .
- the augmented recess 118 has a depth in a range of about 25 nm to about 60 nm, or about 35 nm to about 45 nm, although other depths are contemplated.
- the form and etch steps can be repeated multiple times to form deeper and/or wider augmented recesses.
- the bottom separation layer 120 of the nanosheet channel layer stack 132 can be undercut by a distance in a range of about 10 nm to about 40 nm, or about 20 nm to about 30 nm, or about 10 nm to about 30 nm, or about 20 nm to about 40 nm, although other distances are also contemplated.
- FIG. 10 is a cross-sectional side view showing an isolation fill layer formed in the augmented recess and on the protective layer, in accordance with an embodiment of the present invention.
- an isolation fill layer 215 can be formed in the augmented recess 118 , on the sidewalls of the support pillar 111 , and on the protective layer segments 185 , where the isolation fill layer 215 can be formed by a non-isotropic deposition process, for example, physical vapor deposition (PVD), to provide a thicker isolation fill layer 215 in the bottom of the augmented recess 118 , and a thinner isolation fill layer 215 on the sidewalls of the protective layer segments 185 .
- PVD physical vapor deposition
- the isolation fill layer 215 can have a depression 119 with a curved bottom surface, where the thickness of the isolation fill layer 215 on the approximately vertical portions of the augmented recess 118 and the shape of the depression 119 can be determined by the parameters of the non-isotropic deposition process (e.g., PVD).
- PVD non-isotropic deposition process
- the isolation fill layer 215 can be silicon nitride (SiN), for example, Si 3 N 4 .
- the isolation fill layer 215 can have a thickness in a range of about 10 nm to about 40 nm, or about 20 nm to about 30 nm, or about 10 nm to about 30 nm, or about 20 nm to about 40 nm, in the bottom of the augmented recess 118 , and a thickness in a range of about 5 nm to about 30 nm, or about 10 nm to about 20 nm, or about 5 nm to about 20 nm, or about 10 nm to about 30 nm on the sidewalls of the protective layer segments 185 .
- FIG. 11 is a cross-sectional side view showing the isolation fill layer removed from the protective layer on the sidewalls of the dummy gate structure and nanosheet layer stack, and a portion of the isolation fill layer removed from the augmented recess, in accordance with an embodiment of the present invention.
- the isolation fill layer 215 can be removed from the protective layer segments 185 on the sidewalls of the dummy gate structure 142 and nanosheet layer stack 132 , and a portion of the isolation fill layer 215 can be removed from the augmented recess 118 , where the isolation fill layer 215 can be removed using a selective, isotropic etch.
- the isolation fill layer 215 can be completely removed from the protective layer segments 185 to expose the protective layer segments 185 .
- FIG. 12 is a cross-sectional side view showing the protective layer segments removed from the sidewalls of the dummy gate structure and nanosheet layer stack, in accordance with an embodiment of the present invention.
- the protective layer segments 185 can be removed from the sidewall spacers 140 , dummy gate cover 170 , and sidewalls of the separation layer segments 125 and nanosheet channel layer segments 135 , where the protective layer segments 185 can be removed using a selective isotropic etch (e.g., wet chemical etch, dry plasma etch).
- a selective isotropic etch e.g., wet chemical etch, dry plasma etch.
- FIG. 13 is a cross-sectional side view showing portions of the alternating separation layer segments removed to form cavities adjacent to the nanosheet channel layers, in accordance with an embodiment of the present invention.
- portions of the alternating separation layer segments 125 can be removed to form cavities 127 adjacent to the shortened separation layer segments 128 and nanosheet channel layers 135 .
- the portions of the alternating separation layer segments 125 can be removed using a selective, isotropic etch.
- the shortened separation layer segments 128 can have a width less than or equal to the width of the dummy gate fill 150 .
- FIG. 14 is a cross-sectional side view showing plugs formed in the cavities adjacent to the nanosheet channel layers, in accordance with an embodiment of the present invention.
- plugs 220 can be formed in the cavities 127 adjacent to the shortened separation layer segments 128 and nanosheet channel layers 135 , where the plugs 220 can be formed by a conformal or isotropic deposition (e.g., ALD, PEALD, chemical vapor deposition (CVD), plasma enhanced CVD (PECVD), and etch processes (e.g. wet and dry chemical etch)).
- a conformal or isotropic deposition e.g., ALD, PEALD, chemical vapor deposition (CVD), plasma enhanced CVD (PECVD), and etch processes (e.g. wet and dry chemical etch)).
- the plugs 220 can be made of a dielectric material, for example, a silicon nitride (SiN), a silicon oxide (SiO), a high-k metal oxide, a low-K oxide, or suitable combinations thereof.
- the plugs 220 can be Si 3 N 4 or SiO 2 .
- the high-K metal oxide can include, but is not limited to, transition metal oxides such as hafnium oxide (e.g., HfO 2 ), hafnium silicon oxide (e.g., HfSiO 4 ), hafnium silicon oxynitride (Hf w Si x O y N z ), lanthanum oxide (e.g., La 2 O 3 ), lanthanum aluminum oxide (e.g., LaAlO 3 ), zirconium oxide (e.g., ZrO 2 ), zirconium silicon oxide (e.g., ZrSiO 4 ), zirconium silicon oxynitride (Zr w Si x O y N z ), tantalum oxide (e.g., TaO 2 , Ta 2 O 5 ), titanium oxide (e.g., TiO 2 ), barium strontium titanium oxide (e.g., BaTiO 3 —SrTiO 3 ), barium titanium oxides such as
- the high-k material can further include dopants such as lanthanum and/or aluminum.
- dopants such as lanthanum and/or aluminum.
- the stoichiometry of the high-K compounds can vary.
- a low-k dielectric material can be a fluoride-doped silicon oxide (e.g., fluoride doped glass), a carbon-doped silicon oxide, a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof.
- TEOS tetraethyl orthosilicate
- HSQ hydrogen silsesquioxane
- MSQ methylsilsesquioxane
- FIG. 15 is a cross-sectional side view showing source/drains formed on the exposed sidewalls of the nanosheet channel layer segments, in accordance with an embodiment of the present invention.
- source/drains 230 can be formed on the exposed sidewalls of the nanosheet channel layer segments 135 , where the source/drains 230 can be formed by epitaxial growth on the sidewalls of the nanosheet channel layer segments 135 .
- the source/drains 230 can be epitaxially grown to a size that source/drains 230 formed on adjacent nanosheet channel layer segments 135 merge into a single source/drain 230 .
- the source/drains 230 can be grown to a size less than where adjacent source/drains 230 would merge, and a source/drain contact can be formed to each of the individual source/drains 230 .
- An isolation fill layer 215 having a rounded portion 218 adjacent to an upper portion of the support pillar 111 can be formed in the augmented recess 118 and on the sidewalls of the support pillar 111 .
- the source/drains 230 can be separated from the support pillars 111 below the nanosheet layer stack 132 by the undercut distance and the rounded portion 218 of the isolation fill layer 215 formed by the portion of the protective layer segment 185 forming a downward-spiked ridge 183 .
- the rounded portion can be adjacent to a bottom plug 220 , and an upper portion of the support pillar.
- FIG. 16 is a cross-sectional side view showing the dummy gate structure and separation layers replaced with an active gate structure, in accordance with an embodiment of the present invention.
- the dummy gate structure 142 and shortened separation layer segments 128 can be replaced with an active gate structure, where the active gate structure includes a gate dielectric layer 250 on the nanosheet layer segments 135 and a conductive gate fill 260 on the gate dielectric layer 250 .
- the conductive gate fill 260 and gate dielectric layer 250 can wrap around a portion of the nanosheet layer segments 135 .
- Electrical contacts can be formed to the conductive gate fill 260 , and to the source/drains 230 .
- the present embodiments can include a design for an integrated circuit chip, which can be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer can transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes Si x Ge 1-x where x is less than or equal to 1, etc.
- SiGe includes Si x Ge 1-x where x is less than or equal to 1, etc.
- other elements can be included in the compound and still function in accordance with the present principles.
- the compounds with additional elements will be referred to herein as alloys.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This can be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper.” and the like, can be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below.
- the device can be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein can be interpreted accordingly.
- a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers can also be present.
Abstract
Description
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/102,198 US10734523B2 (en) | 2018-08-13 | 2018-08-13 | Nanosheet substrate to source/drain isolation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/102,198 US10734523B2 (en) | 2018-08-13 | 2018-08-13 | Nanosheet substrate to source/drain isolation |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200052107A1 US20200052107A1 (en) | 2020-02-13 |
US10734523B2 true US10734523B2 (en) | 2020-08-04 |
Family
ID=69407120
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/102,198 Active 2038-10-09 US10734523B2 (en) | 2018-08-13 | 2018-08-13 | Nanosheet substrate to source/drain isolation |
Country Status (1)
Country | Link |
---|---|
US (1) | US10734523B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11368016B2 (en) | 2020-03-18 | 2022-06-21 | Mavagail Technology, LLC | ESD protection for integrated circuit devices |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11398474B2 (en) * | 2018-09-18 | 2022-07-26 | Intel Corporation | Neighboring gate-all-around integrated circuit structures having disjoined epitaxial source or drain regions |
US10833168B2 (en) * | 2019-03-08 | 2020-11-10 | International Business Machines Corporation | Complementary metal-oxide-semiconductor (CMOS) nanosheet devices with epitaxial source/drains and replacement metal gate structures |
US11367782B2 (en) * | 2019-08-30 | 2022-06-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor manufacturing |
DE102020114813A1 (en) * | 2019-10-31 | 2021-05-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | STRUCTURE AND EDUCATIONAL PROCEDURE FOR SEMICONDUCTOR DEVICE WITH INSULATING STRUCTURE |
US11404416B2 (en) | 2019-12-17 | 2022-08-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Low resistance fill metal layer material as stressor in metal gates |
US11295988B2 (en) * | 2020-06-11 | 2022-04-05 | International Business Machines Corporation | Semiconductor FET device with bottom isolation and high-κ first |
US11854896B2 (en) * | 2021-03-26 | 2023-12-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with S/D bottom isolation and methods of forming the same |
US11742353B2 (en) * | 2021-04-14 | 2023-08-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and manufacturing method thereof |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6190979B1 (en) | 1999-07-12 | 2001-02-20 | International Business Machines Corporation | Method for fabricating dual workfunction devices on a semiconductor substrate using counter-doping and gapfill |
US20130154007A1 (en) | 2011-12-16 | 2013-06-20 | International Business Machines Corporation | Rare-earth oxide isolated semiconductor fin |
US8859389B2 (en) | 2011-01-28 | 2014-10-14 | Kabushiki Kaisha Toshiba | Methods of making fins and fin field effect transistors (FinFETs) |
US20150079740A1 (en) * | 2013-09-17 | 2015-03-19 | Samsung Electronics Co., Ltd. | Method for fabricating semiconductor device having an embedded source/drain |
US20150333167A1 (en) | 2014-05-19 | 2015-11-19 | International Business Machines Corporation | Dual fill silicon-on-nothing field effect transistor |
US9362355B1 (en) | 2015-11-13 | 2016-06-07 | International Business Machines Corporation | Nanosheet MOSFET with full-height air-gap spacer |
US9620590B1 (en) | 2016-09-20 | 2017-04-11 | International Business Machines Corporation | Nanosheet channel-to-source and drain isolation |
US20170133459A1 (en) | 2015-11-09 | 2017-05-11 | International Business Machines Corporation | Nanosheet isolation for bulk cmos non-planar devices |
US9773886B1 (en) | 2016-03-15 | 2017-09-26 | Samsung Electronics Co., Ltd. | Nanosheet and nanowire devices having doped internal spacers and methods of manufacturing the same |
US9799748B1 (en) | 2017-01-04 | 2017-10-24 | Globalfoundries Inc. | Method of forming inner spacers on a nano-sheet/wire device |
US20170309719A1 (en) | 2016-04-25 | 2017-10-26 | Applied Materials, Inc. | Horizontal gate all around device nanowire air gap spacer formation |
US20180190829A1 (en) * | 2017-01-04 | 2018-07-05 | Samsung Electronics Co., Ltd. | Semiconductor device having channel regions |
US20190067120A1 (en) * | 2017-08-30 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-aligned structure for semiconductor devices |
US20190334035A1 (en) * | 2018-04-25 | 2019-10-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
-
2018
- 2018-08-13 US US16/102,198 patent/US10734523B2/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6190979B1 (en) | 1999-07-12 | 2001-02-20 | International Business Machines Corporation | Method for fabricating dual workfunction devices on a semiconductor substrate using counter-doping and gapfill |
US8859389B2 (en) | 2011-01-28 | 2014-10-14 | Kabushiki Kaisha Toshiba | Methods of making fins and fin field effect transistors (FinFETs) |
US20130154007A1 (en) | 2011-12-16 | 2013-06-20 | International Business Machines Corporation | Rare-earth oxide isolated semiconductor fin |
US20150079740A1 (en) * | 2013-09-17 | 2015-03-19 | Samsung Electronics Co., Ltd. | Method for fabricating semiconductor device having an embedded source/drain |
US20150333167A1 (en) | 2014-05-19 | 2015-11-19 | International Business Machines Corporation | Dual fill silicon-on-nothing field effect transistor |
US20170133459A1 (en) | 2015-11-09 | 2017-05-11 | International Business Machines Corporation | Nanosheet isolation for bulk cmos non-planar devices |
US9362355B1 (en) | 2015-11-13 | 2016-06-07 | International Business Machines Corporation | Nanosheet MOSFET with full-height air-gap spacer |
US9773886B1 (en) | 2016-03-15 | 2017-09-26 | Samsung Electronics Co., Ltd. | Nanosheet and nanowire devices having doped internal spacers and methods of manufacturing the same |
US20170309719A1 (en) | 2016-04-25 | 2017-10-26 | Applied Materials, Inc. | Horizontal gate all around device nanowire air gap spacer formation |
US9620590B1 (en) | 2016-09-20 | 2017-04-11 | International Business Machines Corporation | Nanosheet channel-to-source and drain isolation |
US9799748B1 (en) | 2017-01-04 | 2017-10-24 | Globalfoundries Inc. | Method of forming inner spacers on a nano-sheet/wire device |
US20180190829A1 (en) * | 2017-01-04 | 2018-07-05 | Samsung Electronics Co., Ltd. | Semiconductor device having channel regions |
US20190067120A1 (en) * | 2017-08-30 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-aligned structure for semiconductor devices |
US20190334035A1 (en) * | 2018-04-25 | 2019-10-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
Non-Patent Citations (2)
Title |
---|
Loubet et al., "Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET", 2017 Symposium on VLSI Technology. Digest of Technical Papers. Jun. 5-8, 2017. pp. 1-2. |
Zhang et al., "Novel GAA Si Nanowire p-MOSFETs With Excellent Short-Channel Effect Immunity via an Advanced Forming Process", IEEE Electron Device Letters. vol. 39. No. 4. Apr. 2018. pp. 464-467. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11368016B2 (en) | 2020-03-18 | 2022-06-21 | Mavagail Technology, LLC | ESD protection for integrated circuit devices |
US11664656B2 (en) | 2020-03-18 | 2023-05-30 | Mavagail Technology, LLC | ESD protection for integrated circuit devices |
Also Published As
Publication number | Publication date |
---|---|
US20200052107A1 (en) | 2020-02-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10541331B2 (en) | Fabrication of a vertical fin field effect transistor with an asymmetric gate structure | |
US10950711B2 (en) | Fabrication of vertical field effect transistor structure with strained channels | |
US10734523B2 (en) | Nanosheet substrate to source/drain isolation | |
US10784357B2 (en) | Fabrication of vertical field effect transistor structure with controlled gate length | |
US10177235B2 (en) | Nano-sheet transistors with different threshold voltages | |
US11043587B2 (en) | Fabrication of vertical fin transistor with multiple threshold voltages | |
US10714593B2 (en) | Fabrication of strained vertical p-type field effect transistors by bottom condensation | |
US20220320316A1 (en) | Nanosheet field effect transistors with partial inside spacers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIE, FEE LI;EBRISH, MONA;DE SILVA, EKMINI A.;AND OTHERS;SIGNING DATES FROM 20180727 TO 20180810;REEL/FRAME:046629/0811 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |