US10672886B2 - Structure and method for high-k metal gate - Google Patents
Structure and method for high-k metal gate Download PDFInfo
- Publication number
- US10672886B2 US10672886B2 US15/722,652 US201715722652A US10672886B2 US 10672886 B2 US10672886 B2 US 10672886B2 US 201715722652 A US201715722652 A US 201715722652A US 10672886 B2 US10672886 B2 US 10672886B2
- Authority
- US
- United States
- Prior art keywords
- forming
- layer
- dielectric
- opening
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 134
- 229910052751 metal Inorganic materials 0.000 title description 11
- 239000002184 metal Substances 0.000 title description 11
- 239000003989 dielectric material Substances 0.000 claims abstract description 96
- 239000000758 substrate Substances 0.000 claims abstract description 78
- 229910052735 hafnium Inorganic materials 0.000 claims abstract description 17
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims abstract description 16
- 239000000463 material Substances 0.000 claims description 101
- 230000008569 process Effects 0.000 claims description 75
- 239000004065 semiconductor Substances 0.000 claims description 70
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 27
- 229910052710 silicon Inorganic materials 0.000 claims description 27
- 239000010703 silicon Substances 0.000 claims description 27
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 22
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 20
- 230000004888 barrier function Effects 0.000 claims description 18
- DBOSVWZVMLOAEU-UHFFFAOYSA-N [O-2].[Hf+4].[La+3] Chemical compound [O-2].[Hf+4].[La+3] DBOSVWZVMLOAEU-UHFFFAOYSA-N 0.000 claims description 14
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 13
- 239000004020 conductor Substances 0.000 claims description 12
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 11
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 11
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 claims description 10
- 238000011049 filling Methods 0.000 claims description 10
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 claims description 10
- UGACIEPFGXRWCH-UHFFFAOYSA-N [Si].[Ti] Chemical compound [Si].[Ti] UGACIEPFGXRWCH-UHFFFAOYSA-N 0.000 claims description 5
- 230000005669 field effect Effects 0.000 claims description 5
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 claims description 3
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 claims description 3
- 229910052746 lanthanum Inorganic materials 0.000 abstract description 14
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 abstract description 14
- 239000010410 layer Substances 0.000 description 239
- 125000006850 spacer group Chemical group 0.000 description 32
- 238000005229 chemical vapour deposition Methods 0.000 description 25
- 238000002955 isolation Methods 0.000 description 19
- 238000000231 atomic layer deposition Methods 0.000 description 18
- 238000000151 deposition Methods 0.000 description 15
- 238000005240 physical vapour deposition Methods 0.000 description 15
- 238000005530 etching Methods 0.000 description 12
- -1 InAlAs Inorganic materials 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 10
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 10
- 238000004140 cleaning Methods 0.000 description 9
- 238000000206 photolithography Methods 0.000 description 9
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 7
- 238000009792 diffusion process Methods 0.000 description 7
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 7
- 239000012774 insulation material Substances 0.000 description 7
- 150000004767 nitrides Chemical class 0.000 description 7
- 229910052782 aluminium Inorganic materials 0.000 description 6
- 239000012535 impurity Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 229910021332 silicide Inorganic materials 0.000 description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical group [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 6
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 6
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 229910010271 silicon carbide Inorganic materials 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 4
- 150000001875 compounds Chemical class 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 239000005360 phosphosilicate glass Substances 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 239000005388 borosilicate glass Substances 0.000 description 3
- 239000002800 charge carrier Substances 0.000 description 3
- 238000011109 contamination Methods 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 230000009969 flowable effect Effects 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 3
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- 229910000673 Indium arsenide Inorganic materials 0.000 description 2
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 2
- 229910017415 LaAl2 Inorganic materials 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 239000000356 contaminant Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004943 liquid phase epitaxy Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 230000007935 neutral effect Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000000927 vapour-phase epitaxy Methods 0.000 description 2
- 229910017115 AlSb Inorganic materials 0.000 description 1
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910005542 GaSb Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910018557 Si O Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- DUMHRFXBHXIRTD-UHFFFAOYSA-N Tantalum carbide Chemical compound [Ta+]#[C-] DUMHRFXBHXIRTD-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- 229910007877 ZrAlO4 Inorganic materials 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052793 cadmium Inorganic materials 0.000 description 1
- BDOSMKKIYDKNTQ-UHFFFAOYSA-N cadmium atom Chemical compound [Cd] BDOSMKKIYDKNTQ-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000003467 diminishing effect Effects 0.000 description 1
- 238000005108 dry cleaning Methods 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- SCCCLDWUZODEKG-UHFFFAOYSA-N germanide Chemical group [GeH3-] SCCCLDWUZODEKG-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000011417 postcuring Methods 0.000 description 1
- 229910052761 rare earth metal Inorganic materials 0.000 description 1
- 150000002910 rare earth metals Chemical class 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- 239000010948 rhodium Substances 0.000 description 1
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66803—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with a step of doping the vertical sidewall, e.g. using tilted or multi-angled implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66818—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the channel being thinned after patterning, e.g. sacrificial oxidation on fin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
- H01L29/7854—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection with rounded corners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
Definitions
- Fin Field-Effect Transistor (FinFET) devices are becoming commonly used in integrated circuits.
- FinFET devices have a three-dimensional structure that comprises a semiconductor fin protruding from a substrate.
- a gate structure configured to control the flow of charge carriers within a conductive channel of the FinFET device, wraps around the semiconductor fin.
- the gate structure wraps around three sides of the semiconductor fin, thereby forming conductive channels on three sides of the semiconductor fin.
- FIG. 1 illustrates a perspective view of a Fin Field-Effect Transistor (FinFET), in accordance with some embodiments.
- FinFET Fin Field-Effect Transistor
- FIGS. 2-9, 10A, 10B, 11A, 11B, and 12-20 illustrate cross-sectional views of a FinFET device at various stages of fabrication, in accordance with some embodiments.
- FIG. 21 illustrates a flow chart of a method for forming a gate dielectric material, in accordance with some embodiments.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- Embodiments of the present disclosure are discussed in the context of forming a FinFET device, and in particular, in the context of forming the high-K dielectric material of FinFET devices. However, one skilled in the art will readily appreciate that the methods disclosed in the present disclosure may be used in other devices or applications, e.g., planar devices.
- FIG. 1 illustrates an example of a FinFET 30 in a perspective view.
- the FinFET 30 includes a substrate 50 having a fin 64 .
- the substrate 50 has isolation regions 62 formed thereon, and the fin 64 protrudes above and between neighboring isolation regions 62 .
- a gate dielectric 66 is along sidewalls and over a top surface of the fin 64
- a gate electrode 68 is over the gate dielectric 66 .
- Source/drain regions 80 are in the fin on opposite sides of the gate dielectric 66 and gate electrode 68 .
- FIG. 1 further illustrates reference cross-sections that are used in later figures.
- Cross-section B-B extends along a longitudinal axis of the gate electrode 68 of the FinFET 30 .
- Cross-section A-A is perpendicular to cross-section B-B and is along a longitudinal axis of the fin 64 and in a direction of, for example, a current flow between the source/drain regions 80 . Subsequent figures refer to these reference cross-sections for clarity.
- FIGS. 2-20 are cross-sectional views of a FinFET device 100 at various stages of fabrication in accordance with an embodiment.
- the FinFET device 100 is similar to the FinFET 30 in FIG. 1 , except for multiple fins.
- FIGS. 2-6 illustrate cross-section views of FinFET device 100 along cross-section B-B
- FIGS. 7-20 illustrate cross-section views along cross-section A-A.
- FIG. 2 illustrates a cross-sectional view of a substrate 50 .
- the substrate 50 may be a semiconductor substrate, such as a bulk semiconductor, a semiconductor-on-insulator (SOI) substrate, or the like, which may be doped (e.g., with a p-type or an n-type dopant) or undoped.
- the substrate 50 may be a wafer, such as a silicon wafer.
- an SOI substrate includes a layer of a semiconductor material formed on an insulator layer.
- the insulator layer may be, for example, a buried oxide (BOX) layer, a silicon oxide layer, or the like.
- the insulator layer is provided on a substrate, typically a silicon or glass substrate.
- the semiconductor material of the substrate 50 may include silicon; germanium; a compound semiconductor including silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; or combinations thereof.
- the substrate includes a first portion in region 200 , and a second portion in region 300 .
- the first portion of the substrate 50 in region 200 may be used to form P-type devices such as P-type metal-oxide-semiconductor field-effect transistors (MOSFETs), and the second portion of the substrate 50 in region 300 may be used to form N-type devices such as N-type MOSFETs. Therefore, the region 200 may be referred to as a PMOS region, and the region 300 may be referred to as an NMOS region. In other embodiments, P-type devices (or N-type devices) are formed in both region 200 and region 300 .
- P-type devices or N-type devices
- a portion of the substrate 50 in the region 200 is replaced with a semiconductor material 50 A, such as an epitaxial semiconductor material that is suitable for forming a corresponding type of device (e.g., P-type device) in the region 200 .
- the semiconductor material 50 A may be or comprise epitaxially grown silicon germanium.
- a mask layer 53 which may be a photo-sensitive layer such as photoresist, is formed over the substrate 50 using chemical vapor deposition (CVD), physical vapor deposition (PVD), spin coating, or other suitable deposition method.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- spin coating or other suitable deposition method.
- the mask layer 53 is then patterned using, e.g., photolithography and patterning techniques.
- the patterned mask layer 53 covers the region 300 but exposes the region 200 , as illustrated in FIG. 3 .
- An exposed portion of the substrate 50 in the region 200 is then removed by a suitable etching process, such as reactive ion etch (RIE), neutral beam etch (NBE), the like, or a combination thereof, to form a recess (not shown) in the region 200 .
- RIE reactive ion etch
- NBE neutral beam etch
- an epitaxy is performed to grow the semiconductor material 50 A in the recesses in the region 200 .
- the epitaxially grown semiconductor material 50 A may be in situ doped during growth, which may obviate the need for prior and subsequent implantations although in situ and implantation doping may be used together.
- the mask layer 53 may be removed by a suitable removal process, such as etching or plasma ashing.
- a planarization process such as chemical mechanical polish (CMP), may then be performed to level the top surface of the semiconductor material 50 A.
- FIG. 3 also shows an interface 63 between the semiconductor material 50 A and the substrate 50 , which may or may not be a straight line as illustrated in FIG. 3 .
- another patterned mask layer may be formed to cover the region 200 while exposing the region 300 , and an exposed portion of substrate 50 in the region 300 may be removed and replaced with an epitaxial grown semiconductor material 50 B, which is illustrated in phantom in FIG. 3 .
- the semiconductor material 50 B may be or comprise an epitaxial semiconductor material that is suitable for forming a corresponding type of device (e.g., N-type device) in the region 300 .
- the semiconductor material 50 B may be or comprise epitaxially grown silicon carbide.
- FIG. 3 also shows an interface 63 ′ between the semiconductor material 50 B, if formed, and the substrate 50 , which interface 63 ′ may or may not be a straight line as illustrated in FIG. 3 .
- the semiconductor material 50 B replaces a portion of the substrate 50 in the region 300 , and a portion of the substrate 50 in the region 200 may optionally be replaced by the semiconductor material 50 A (e.g., an epitaxial semiconductor material).
- the above described epitaxial semiconductor materials e.g., 50 A and 50 B
- the above described epitaxial semiconductor materials are not formed, thus the processing illustrated in FIG. 3 may be omitted.
- substrate 51 is used to refer to substrate 50 and the semiconductor materials 50 A/ 50 B, if formed.
- the semiconductor materials 50 A and 50 B may have a lattice constant(s) greater than, substantially equal to, or smaller than, the lattice constant of substrate 50 .
- the lattice constant(s) of the semiconductor materials 50 A and 50 B is determined by the material(s) selected by the conductivity types (e.g., N-type or P-type) of the resulting FinFETs. Further, it may be advantageous to epitaxially grow a material in an NMOS region different from the material in a PMOS region.
- the semiconductor materials may comprise silicon germanium, silicon carbide, pure or substantially pure germanium, a III-V compound semiconductor, a II-VI compound semiconductor, or the like.
- the available materials for forming III-V compound semiconductor include, but are not limited to, InAs, AlAs, GaAs, InP, GaN, InGaAs, InAlAs, GaSb, AlSb, AlP, GaP, and the like.
- the substrate 51 is patterned using, e.g., photolithography and etching techniques.
- a mask layer such as a pad oxide layer (not shown) and an overlying pad nitride layer (not shown), is formed over the substrate 51 .
- the pad oxide layer may be a thin film comprising silicon oxide formed, for example, using a thermal oxidation process.
- the pad oxide layer may act as an adhesion layer between the substrate 51 and the overlying pad nitride layer.
- the pad nitride layer is formed of silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, the like, or a combination thereof, and may be formed using low-pressure chemical vapor deposition (LPCVD) or plasma enhanced chemical vapor deposition (PECVD), as examples.
- LPCVD low-pressure chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- the mask layer may be patterned using photolithography techniques.
- photolithography techniques utilize a photoresist material (not shown) that is deposited, irradiated (exposed), and developed to remove a portion of the photoresist material. The remaining photoresist material protects the underlying material, such as the mask layer in this example, from subsequent processing steps, such as etching.
- the photoresist material is used to pattern the pad oxide layer and pad nitride to form a patterned mask 58 .
- the patterned mask 58 includes patterned pad oxide 52 and patterned pad nitride 56 .
- the patterned mask 58 is subsequently used to pattern exposed portions of the substrate 51 to form trenches 61 , thereby defining semiconductor fins 64 (also referred to as fins) between adjacent trenches as illustrated in FIG. 4 .
- the semiconductor fins 64 e.g., 64 A and 64 B
- the semiconductor fins 64 are formed by etching trenches in the substrate 51 using, for example, reactive ion etch (RIE), neutral beam etch (NBE), the like, or a combination thereof.
- the etch may be anisotropic.
- the trenches may be strips (viewed from the top) parallel to each other, and closely spaced with respect to each other.
- the trenches may be continuous and surround the semiconductor fins 64 .
- the fins 64 may be patterned by any suitable method.
- the fins may 64 be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes.
- double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process.
- a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers, or mandrels, may then be used to pattern the fins.
- fins 64 A are formed in the first region 200
- fins 64 B are formed in the second region 300 .
- the fin 64 may comprise a first portion above the interface 63 formed of the semiconductor material 50 A (e.g., silicon germanium), and a second portion (not shown) below the interface 63 formed of the material (e.g., silicon) of the substrate 50 .
- the fins 64 B are formed entirely of the material (e.g., silicon) of the substrate 50 , in the illustrated example, or may comprise a top portion (not shown) formed of the semiconductor material 50 B, in other embodiments.
- FIG. 4 illustrates the case where bottoms of the trenches 61 extend at the interface 63 .
- the bottoms of the trenches 61 extend above or below the interface 63 .
- FIG. 4 illustrates two fins 64 A in the region 200 and two fins 64 B in the region 300 , more or less than two fins may be formed in the region 200 and/or the region 300 .
- the fins 64 may be formed by etching substrate 50 to form a first plurality of fins (which will be removed and replaced in subsequent processing), forming an isolation material around the first plurality of fins, removing the first plurality of fins to form recesses in the isolation material, and epitaxially growing semiconductor material(s) in the recesses to form fins 64 .
- isolation regions 62 are formed by filling the trenches 61 with an insulation material and recessing the insulation material.
- the insulation material may be an oxide, such as silicon oxide, a nitride, the like, or a combination thereof, and may be formed by a high density plasma chemical vapor deposition (HDP-CVD), a flowable CVD (FCVD) (e.g., a CVD-based material deposition in a remote plasma system and post curing to make it convert to another material, such as an oxide), the like, or a combination thereof.
- HDP-CVD high density plasma chemical vapor deposition
- FCVD flowable CVD
- Other insulation materials and/or other formation processes may be used.
- a planarization process such as CMP, may remove any excess insulation material and form a top surface of the isolation material and top surfaces of the semiconductor fins 64 that are coplanar (not shown).
- the patterned mask 58 (see FIG. 4 ) may be removed by the CMP process.
- the isolation regions 62 include a liner, e.g., a liner oxide (not shown), at the interface between the isolation regions 62 and the substrate 50 /fins 64 .
- the liner oxide is formed to reduce crystalline defects at the interface between the substrate 50 and the isolation region 62 .
- the liner oxide may also be used to reduce crystalline defects at the interface between the semiconductor fins 64 and the isolation region 62 .
- the liner oxide e.g., silicon oxide
- the liner oxide may be a thermal oxide formed through a thermal oxidation of a surface layer of substrate 50 and/or fins 64 , although any suitable method may also be used to form the liner oxide.
- isolation regions 62 such as shallow trench isolation (STI) regions.
- the insulation material is recessed such that the upper portions of the semiconductor fins 64 A/ 64 B protrude from between neighboring isolation regions 62 .
- the top surfaces of the isolation regions 62 may have a flat surface (as illustrated), a convex surface, a concave surface (such as dishing), or a combination thereof.
- the top surfaces of the isolation regions 62 may be formed flat, convex, and/or concave by an appropriate etch.
- the isolation regions 62 may be recessed using an acceptable etching process, such as one that is selective to the material of the isolation regions 62 . For example, a chemical oxide removal using a CERTAS® etch or an Applied Materials SICONI tool or dilute hydrofluoric (dHF) acid may be used.
- a capping layer 67 is formed over the exposed portion of the fins 64 A.
- the capping layer 67 is a semiconductor capping layer such as a silicon capping layer (e.g., a layer of silicon), in some embodiments. Any suitable deposition method, such as CVD, PVD, atomic layer deposition (ALD), the like, or combinations thereof, may be used to form the capping layer 67 .
- a mask layer (not shown) may be used to shield region 300 while the capping layer 67 is formed over the fins 64 A in the region 200 . After the capping layer 67 is formed, the mask layer is removed.
- a thickness of the capping layer 67 is between about 0.5 nm and about 3 nm.
- the capping layer 67 is conformally formed over the fins 64 A which may be formed of silicon germanium, and no capping layer 67 is formed over the fins 64 B which may be formed of silicon.
- FIG. 6 illustrates the formation of dummy gate structure 75 over the semiconductor fins 64 (e.g., 64 A/ 64 B).
- the dummy gate structure 75 includes gate dielectric 66 and gate 68 , in some embodiments.
- the dummy gate structure 75 may further include mask 70 .
- a dielectric layer is formed on the semiconductor fins 64 (e.g., over the capping layer 67 of the fins 64 A and over the fins 64 B) and the isolation regions 62 .
- the dielectric layer may be, for example, silicon oxide, silicon nitride, multilayers thereof, or the like, and may be deposited or thermally grown according to acceptable techniques.
- the formation methods of dielectric layer may include molecular-beam deposition (MBD), atomic layer deposition (ALD), plasma-enhanced CVD (PECVD), and the like.
- a gate layer is formed over the dielectric layer, and a mask layer is formed over the gate layer.
- the gate layer may be deposited over the dielectric layer and then planarized, such as by a CMP.
- the mask layer may be deposited over the gate layer.
- the gate layer may be formed of, for example, polysilicon, although other materials may also be used.
- the mask layer may be formed of, for example, silicon nitride or the like.
- the mask layer may be patterned using acceptable photolithography and etching techniques to form mask 70 .
- the pattern of the mask 70 then may be transferred to the gate layer and the dielectric layer by an acceptable etching technique to form gate 68 and gate dielectric 66 , respectively.
- the gate 68 and the gate dielectric 66 cover respective channel regions of the semiconductor fins 64 .
- the gate 68 may also have a lengthwise direction substantially perpendicular to the lengthwise direction of respective semiconductor fins 64 .
- FIGS. 7-20 illustrate the cross-section views of further processing of the FinFET device 100 along cross-section A-A of a semiconductor fin 64 (e.g., along a longitudinal axis of fin 64 A or 64 B).
- the processing for forming the high-K dielectric material 94 (see FIG. 11B ) and the interfacial material 96 (see FIG. 11B ) as illustrated in FIGS. 7-20 are performed for both the PMOS region 200 and the NMOS region 300 , in some embodiments. Therefore, one cross-sectional view along cross-section A-A of a fin 64 A, instead of two cross-sectional views along cross-section A-A of a fin 64 A and along cross-section A-A of a fin 64 B, is shown in each of FIGS. 7-20 as examples.
- lightly doped drain (LDD) regions 65 are formed in the fins 64 .
- the LDD regions 65 may be formed by a plasma doping process.
- the plasma doping process may implant N-type impurities (for N-type devices) or P-type impurities (for P-type devices) in the fins 64 to form the LDD regions 65 .
- a patterned mask layer may be formed to shield the PMOS region 200 while N-type impurities are implanted into the LDD regions 65 of the NMOS region 300 .
- another patterned mask layer may be formed to shield the NMOS region 300 while P-type impurities are implanted into the LDD regions 65 of the PMOS region 200 .
- the LDD regions 65 abut the channel region of the FinFET device 100 . Portions of the LDD regions 65 may extend under gate 68 and into the channel region of the FinFET device 100 .
- FIG. 7 illustrates a non-limiting example of the LDD regions 65 .
- Other configurations, shapes, and formation methods of the LDD regions 65 are also possible and are fully intended to be included within the scope of the present disclosure.
- LDD regions 65 may be formed after first gate spacers 72 are formed.
- a gate spacer 87 is formed on the gate structure.
- the gate spacer 87 may include a first gate spacer 72 and a second gate spacer 86 .
- the first gate spacer 72 is formed on opposing sidewalls of the gate 68 and on opposing sidewalls of the gate dielectric 66 .
- the first gate spacer 72 may also extend over the upper surface of the semiconductor fins 64 (with the LDD regions 65 formed within the fins 64 ) and the upper surface of the isolation regions 62 .
- the second gate spacer 86 is formed on the first gate spacer 72 , as illustrated in FIG. 7 .
- the first gate spacer 72 may be formed of a nitride, such as silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, the like, or a combination thereof, and may be formed using, e.g., a thermal oxidation, CVD, or other suitable deposition process.
- the second gate spacer 86 may be formed of silicon nitride, SiCN, a combination thereof, or the like using a suitable deposition method.
- the gate spacer 87 is formed by first conformally depositing a first gate spacer layer over the FinFET device 100 , then conformally depositing a second gate spacer layer over the deposited first gate spacer layer.
- an anisotropic etch process such as a dry etch process, is performed to remove a first portion of the second gate spacer layer disposed on upper surfaces of the FinFET device 100 (e.g., the upper surface of dummy gate structure 75 ) while keeping a second portion of the second gate spacer layer disposed along sidewalls of the dummy gate structure 75 .
- the second portion of the second gate spacer layer remaining after the anisotropic etch process forms the second gate spacer 86 .
- the anisotropic etch process also removes a portion of the first gate spacer layer disposed outside of the sidewalls of the second gate spacer 86 , and the remaining portion of the first gate spacer layer forms the first gate spacer 72 .
- first gate spacer 72 and the second gate spacer 86 as illustrated in FIG. 7 are merely non-limiting examples, and other shapes and formation methods are possible.
- the second gate spacers 86 may be formed after the epitaxial source/drain regions 80 (see FIG. 8 ) are formed.
- dummy gate spacers are formed on the first gate spacer 72 before the epitaxial process of the epitaxial source/drain regions 80 illustrated in FIG. 8 and the dummy gate spacers are removed and replaced with the second gate spacers 86 after the epitaxial source/drain regions 80 are formed.
- the substrate 50 and the fin 64 are formed of a same material, there may be an interface 63 (illustrated in phantom in FIG. 7 ) between the substrate 50 and the fin 64 .
- the interface 63 is not illustrated in FIGS. 8-20 , with the understanding that when the substrate 50 and the fin 64 are formed of different materials, the interface 63 may be formed as illustrated in FIG. 7 .
- source/drain regions 80 are formed.
- the source/drain regions 80 are formed by etching the LDD regions 65 within the fins 64 to form recesses, and epitaxially growing a material in the recess, using suitable methods such as metal-organic CVD (MOCVD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), vapor phase epitaxy (VPE), selective epitaxial growth (SEG), the like, or a combination thereof.
- MOCVD metal-organic CVD
- MBE molecular beam epitaxy
- LPE liquid phase epitaxy
- VPE vapor phase epitaxy
- SEG selective epitaxial growth
- the epitaxial source/drain regions 80 may have surfaces raised from respective surfaces of the fins 64 (e.g. raised above the non-recessed portions of the fins 64 ) and may have facets.
- the source/drain regions 80 of the adjacent fins 64 may merge to form a continuous epitaxial source/drain region 80 .
- the source/drain regions 80 for adjacent fins 64 do not merge together and remain separate source/drain regions 80 .
- source/drain regions 80 comprise silicon carbide (SiC), silicon phosphorous (SiP), phosphorous-doped silicon carbon (SiCP), or the like.
- source/drain regions 80 comprise SiGe, and a p-type impurity such as boron or indium.
- the epitaxial source/drain regions 80 may be implanted with dopants to form source/drain regions 80 followed by an anneal.
- the implanting process may include forming and patterning masks such as a photoresist to cover the regions of the FinFET that are to be protected from the implanting process.
- the source/drain regions 80 may have an impurity (e.g., dopant) concentration in a range from about 1E19 cm ⁇ 3 to about 5E21 cm ⁇ 3 .
- the epitaxial source/drain regions may be in situ doped during growth.
- a first interlayer dielectric (ILD) 90 is formed over the structure illustrated in FIG. 8 , and a gate-last process (sometimes referred to as a replacement gate process) is performed.
- a gate-last process sometimes referred to as a replacement gate process
- the gate 68 and the gate dielectric 66 are considered dummy structures and are removed and replaced with an active gate (also referred to as a replacement gate) and active gate dielectric.
- the active gate is a metal gate.
- the first ILD 90 is formed of a dielectric material such as phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate Glass (BPSG), undoped silicate glass (USG), or the like, and may be deposited by any suitable method, such as CVD, PECVD, or FCVD.
- a planarization process such as a CMP process, may be performed to planarize the top surface of the first ILD 90 such that the top surface of the first ILD 90 is level with the top surface of the gate 68 (see FIG. 8 ). Therefore, after the CMP process, the top surface of the gate 68 is exposed, in some embodiments.
- the gate 68 and the gate dielectric 66 directly under the gate 68 are removed in an etching step(s), so that recesses 89 are formed between respective spaces 87 .
- Each recess 89 exposes a channel region of a respective fin 64 .
- Each channel region is disposed between neighboring pairs of epitaxial source/drain regions 80 .
- the dummy gate dielectric layer 66 may be used as an etch stop layer when the dummy gate 68 is etched. The dummy gate dielectric layer 66 may then be removed after the removal of the dummy gate 68 .
- an interface material 96 is formed in the recess 89 .
- the interface material 96 is conformally formed over the semiconductor device 100 , thus the interface material 96 lines sidewalls and the bottom surface of the recess 89 , in the illustrated embodiment.
- the interface material 96 may also cover the upper surface of the first ILD 90 .
- the interface material 96 comprises a plurality of layers.
- FIG. 10B illustrates a zoomed-in view of an area 33 in FIG. 10A .
- the interface material 96 comprises a dielectric layer 96 A over the fin 64 , and a dielectric layer 96 B over the dielectric layer 96 A.
- the dielectric layer 96 A comprises an oxide of a material of the fin 64 , such as silicon oxide (SiO 2 ), and may act as an adhesion layer between the fin 64 and the dielectric layer 96 B.
- the fin 64 is made of silicon germanium, in which case a thin layer (e.g., about 0.5 nm to about 3 nm thick) of silicon (e.g., the capping layer 67 in FIG. 5 ) is formed over the fin 64 , and the thin layer of silicon is oxidized to form the adhesion layer (e.g., SiO 2 ).
- the dielectric layer 96 A e.g., silicon oxide
- CVD chemical vapor deposition
- PVD physical vapor deposition
- ALD atomic layer deposition
- a thickness of the dielectric layer 96 A is in a range from about 0.2 nm to about 5 nm, such as 0.5 nm.
- the dielectric layer 96 B comprises a hafnium (Hf) containing material, such as a hafnium incorporated silicon dioxide.
- the dielectric layer 96 A may comprise SiO 2
- the dielectric layer 96 B may comprise hafnium silicate (e.g., SiHfO 4 ).
- Other suitable material such as zirconium silicate (e.g., SiZrO 4 ), zirconium aluminate (e.g., ZrAlO 4 ), or hafnium aluminate (e.g., HfAlO 4 ), may also be used as the material of the dielectric layer 96 B.
- the dielectric layer 96 B may be deposited over the dielectric layer 96 A using, e.g., CVD, PVD, ALD, or other suitable deposition method.
- the dielectric layer 96 B (e.g., SiHfO 4 ) may be formed by doping the deposited dielectric layer 96 A (e.g., SiO 2 ) with Hf, therefore converting a top layer of the dielectric layer 96 A into, e.g., SiHfO 4 .
- the doping may be performed by a plasma process using a plasma containing Hf, which plasma reacts with and/or diffuses into the dielectric layer 96 A, and converts the top layer of the dielectric layer 96 A into hafnium silicate.
- the doping is an in-situ doping process using HfO 2 .
- a hafnium silicate e.g., SiHfO 4
- a thickness of the dielectric layer 96 B is in a range from about 0.5 nm to about 5 nm, such as 1 nm.
- the dielectric layer 96 B acts as a buffer layer between the underlying dielectric layer 96 A (e.g., SiO 2 ) and the overlying dielectric layer 94 A (e.g., HfO 2 , see FIG. 11B ). Since the ability of SiHfO 4 to conduct electrical charge carriers (e.g., holes or electrons) is between that of SiO 2 and that of HfO 2 , the dielectric layer 96 B facilitates a gradual change in the ability to conduct electrical charge carriers from the high-K dielectric material 94 to the interface material 96 , which gradual change improves the performance (e.g., the ability to quickly turn on the device) of the semiconductor device 100 .
- the high-K dielectric material 94 is formed conformally over the interface material 96 .
- the high-K dielectric material 94 comprise a plurality of layers. Details of the high-K dielectric material 94 are illustrated in FIG. 11B , which shows a zoomed-in view of an area 46 of FIG. 11A .
- the high-K dielectric material 94 comprises a dielectric layer 94 A, a dielectric layer 94 B, and a dielectric layer 94 C formed successively over the interface material 96 .
- the dielectric layer 94 A comprises hafnium oxide (e.g., HfO 2 ), and is formed by a suitable deposition method such as ALD, CVD, PVD, or the like.
- a thickness of the dielectric layer 94 A is in a range from about 0.5 nm to about 5 nm, such as 3 nm.
- hafnium oxide other suitable material, such as Y 2 O 3 , La 2 O 3 , or Al 2 O 3 , may also be used as the material of the dielectric layer 94 A.
- the dielectric layer 94 A acts as a diffusion barrier layer to prevent lanthanum contained in the overlying layers (e.g., 94 B and 94 C) from diffusing into the underlying layers such as the interface material 96 and the fin 64 .
- lanthanum from the dielectric layer 94 B e.g., HfLaO X
- the dielectric layer 94 A reduces or obviates the need to have a high effective oxide thickness (EOT), e.g., larger than 1 nm, to control the intra-diffusion of lanthanum in the high-K interface.
- EOT effective oxide thickness
- the dielectric layer 94 B comprises hafnium lanthanum oxide (e.g., HfLaO X ), and is formed by PVD, CVD, ALD, or other suitable deposition method.
- a thickness of the dielectric layer 94 B is in a range from about 0.5 nm to about 2 nm.
- Hafnium lanthanum oxide has a large conduction band which may be advantageous for N-type devices, therefore hafnium lanthanum oxide is usually used for N-type devices but not for P-type devices. In addition, lanthanum diffuses easily and may cause contamination for other layers.
- hafnium lanthanum oxide when used alone as a high-K dielectric material, may need an EOT of larger than 1 nm to control the out-diffusion of lanthanum.
- the present disclosure overcomes the disadvantages of the hafnium lanthanum oxide by, e.g., the multi-layered structure and the selection of materials for the high-K dielectric material 94 and the interface material 96 . More details are discussed hereinafter.
- the dielectric layer 94 C comprises lanthanum aluminum oxide (e.g., LaAl 2 O 3 ), and is formed by PVD, CVD, ALD, or other suitable deposition method.
- a thickness of the dielectric layer 94 C is in a range from about 0.5 nm to about 2 nm. Since lanthanum aluminum oxide has a large valance band (which may be advantageous for P-type devices) and a large conduction band (which may be advantageous for N-type devices), lanthanum aluminum oxide is suited for use as gate dielectric material in both P-type devices and N-type devices.
- the high-K dielectric material 94 which comprises a plurality of layers, may also be referred to as a high-K dielectric stack.
- PFSC PMOS fully strained channel
- the use of PFSC may increase the leakage current of the semiconductor device.
- the present disclosure which includes, among other features, inserting a thin layer of aluminum doped high-K layer (e.g., LaAl 2 O 3 ) in the high-K dielectric stack, achieves excellent electrostatic control and an EOT of 0.5 nm or less. As a result, leakage current is reduced while improved mobility is achieved.
- a thin layer of aluminum doped high-K layer e.g., LaAl 2 O 3
- the presently disclosed high-K dielectric material 94 and the interface material 96 may be used for both P-type devices and N-type devices (e.g., in the PMOS region 200 and the NMOS region 300 ).
- the same high-K dielectric material 94 and the same interface material 96 may be used as the gate dielectric materials for both PMOS devices and NMOS devices.
- previous designs may have to use different gate dielectric materials for P-type devices and N-type devices, which may necessitate the use of multiple mask layers and different optical masks to shield one region (e.g., PMOS region 200 ) of the substrate 50 while gate dielectric materials for another region (e.g., NMOS region 300 ) is being deposited.
- the presently disclosed gate dielectric materials may be formed at the same time (e.g., in a same deposition process) in both the PMOS region and the NMOS region, thus improving the scalability of the manufacturing process, and reducing the number of processing steps, the processing time, and the production cost (e.g., mask layers and optical masks used).
- the out-diffusion (e.g., toward the upper surface of the high-K dielectric material 94 ) of lanthanum and aluminum from the deposited dielectric layers 94 B and 94 C may cause contamination for subsequent processing. Therefore, a cleaning processing may be performed to remove the out-diffused lanthanum and aluminum.
- an etch stop layer 83 such as titanium nitride (TiN) is formed conformally over the high-K dielectric material 94 before the cleaning process is performed, as illustrated in FIG. 12 .
- a suitable cleaning process such as a wet cleaning and/or a dry cleaning process, may be performed to remove the contaminants such as out diffused lanthanum and aluminum, which contaminants may be disposed above the dielectric layer 94 C, such as in and/or above the etch stop layer 83 .
- the cleaning process comprises a first cleaning process, which may be a wet etch, followed by a second cleaning process, which may be a dry etch process.
- the etch stop layer 83 may be used to control (e.g., setting a stopping point for) the wet etch process, and the subsequent dry etch process may be used to remove the etch stop layer 83 .
- the dry etch process may also be used to fine tune (e.g., reduce and adjust) the thickness of the dielectric layer 94 C to a target value.
- the etch stop layer 83 is completely removed after the second cleaning process in accordance with some embodiments.
- a capping layer 92 is conformally formed over the high-K dielectric material 94 , and an anneal process 230 is performed after the capping layer 92 is formed.
- the capping layer comprises a suitable dielectric material such as titanium silicon nitride (TiSN), tantalum silicon nitride (TaSiN), or hafnium silicon oxynitride (HfSiON), and is formed by CVD, PVD, ALD, or other suitable deposition method, in some embodiments.
- the capping layer 92 may act as a glue layer between the high-K dielectric material 94 and its overlying layers (e.g., gate electrode 98 , see FIG. 15 ).
- the capping layer 92 prevents or reduces the out-diffusion of lanthanum upwards toward the gate electrode 98 .
- the capping layer 92 may also provide etching selectivity for subsequent processing.
- a thickness of the capping layer 92 is in a range from about 1 nm to about 2 nm.
- the anneal process 230 is performed at a temperature in a range from about 600° C. to about 800° C., for a duration between about 30 minutes and about 60 minutes, in some embodiments.
- the anneal process 230 is a rapid thermal anneal process which is performed at a temperature between about 900° C. to about 1000° C., for a duration of about 3 seconds to about 5 seconds.
- the anneal process 230 stabilizes the previously deposited gate dielectric materials (e.g., 94 and 96 ) before further processing is performed, in some embodiments.
- a silicon capping layer 85 is formed conformally over the capping layer 92 , followed by an anneal process 250 .
- the silicon capping layer 85 comprises a layer of silicon with a thickness in a range from about 300 angstroms to about 500 angstroms, and may be formed by ALD, PVD, CVD, or other suitable deposition method.
- the silicon capping layer 85 helps to maintain the EOT after one or more subsequent high temperature annealing processes.
- the anneal process 250 is a rapid thermal anneal process which is performed at a temperature between about 800° C. to about 1000° C., for a duration of about 3 seconds to about 15 seconds.
- the rapid thermal anneal process may be a flash anneal, a laser anneal, or a microwave anneal.
- the anneal process 250 further stabilizes the previously deposited gate dielectric materials before additional processing is performed, in some embodiments.
- the silicon capping layer 85 is removed by, e.g., a wet etch or a dry etch, and a gate electrode layer 98 is deposited to fill the recess 89 (see FIG. 14 ) to form the gate electrode of semiconductor device 100 .
- a barrier layer may be formed conformally over the capping layer 92 before the gate electrode layer 98 is formed.
- the barrier layer may comprise an electrically conductive material such as titanium nitride, although other materials, such as tantalum nitride, titanium, tantalum, or the like, may alternatively be utilized.
- the barrier layer may be formed using a CVD process, such as plasma-enhanced CVD (PECVD).
- PECVD plasma-enhanced CVD
- other alternative processes such as sputtering or metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), may alternatively be used.
- the gate electrode layer 98 is deposited over the barrier layer, and fills the remaining portions of the recess 89 .
- the gate electrode layer 98 may be made of a metal-containing material such as TiN, TaN, TaC, Co, Ru, Al, combinations thereof, or multi-layers thereof, and may be formed by, e.g., electroplating, electroless plating, or other suitable method.
- a planarization process such as a CMP, may be performed to remove the excess portions of the interface material 96 , the high-K dielectric material 94 , the capping layer 92 , the barrier layer, and the gate electrode layer 98 , which excess portions are over the top surface of the first ILD 90 .
- the resulting remaining portions of material of the gate electrode layer 98 , the barrier layer, the capping layer 92 , the high-K dielectric material 94 , and the interface material 96 thus form a replacement gate 97 of the resulting FinFET device 100 .
- a second ILD 95 is deposited over the first ILD 90 .
- the second ILD 95 is a flowable film formed by a flowable CVD method.
- the second ILD 95 is formed of a dielectric material such as PSG, BSG, BPSG, USG, or the like, and may be deposited by any suitable method, such as CVD and PECVD.
- Contact openings 91 and 93 for contacts 102 are formed through the first ILD 90 and/or the second ILD 95 .
- the contact opening 91 is formed through the second ILD 95 and exposes the replacement gate 97
- the contact openings 93 are formed through the first ILD 90 and the second ILD 95 , and exposes source/drain regions 80 .
- silicide regions 82 are formed over the source/drain regions 80 , and a barrier layer 104 is formed over the silicide regions 82 and the second ILD 95 .
- the silicide regions 82 are formed by depositing, over the source/drain regions 80 , a metal capable of reacting with semiconductor materials (e.g., silicon, germanium) to form silicide or germanide regions.
- the metal may be nickel, cobalt, titanium, tantalum, platinum, tungsten, other noble metals, other refractory metals, rare earth metals or their alloys.
- a thermal anneal process is then performed so that the deposited metal reacts with the source/drain regions 80 to form silicide regions 82 . After the thermal anneal process, the unreacted metal is removed.
- the barrier layer 104 is conformally formed over the silicide regions 82 and the second ILD 95 , and lines sidewalls and bottoms of the contact openings 91 / 93 .
- the barrier layer 104 may comprise an electrically conductive material such as titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), or the like, and may be formed using a CVD process, such as plasma-enhanced CVD (PECVD).
- PECVD plasma-enhanced CVD
- other alternative processes such as sputtering or metal organic chemical vapor deposition (MOCVD), physical vapor deposition (PVD), atomic layer deposition (ALD), may also be used.
- a seed layer 109 is formed over the barrier layer 104 , and an electrically conductive material 110 is formed over the seed layer 109 .
- the seed layer 109 may be deposited by PVD, ALD or CVD, and may be formed of tungsten, copper, or copper alloys, although other suitable methods and materials may alternatively be used.
- the conductive material 110 may be formed onto the seed layer 109 to fill the contact openings 91 / 93 .
- the conductive material 110 may comprise tungsten, although other suitable materials such as aluminum, copper, tungsten nitride, rhuthenium, silver, gold, rhodium, molybdenum, nickel, cobalt, cadmium, zinc, alloys of these, combinations thereof, and the like, may alternatively be utilized. Any suitable deposition method, such as PVD, CVD, ALD, plating (e.g., electroplating), and reflow, may be used to form the conductive material 110 .
- FIG. 21 illustrates a flow chart of a method of forming a gate dielectric material, in accordance with some embodiments. It should be understood that the embodiment method shown in FIG. 21 is merely an example of many possible embodiment methods. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. For example, various steps as illustrated in FIG. 21 may be added, removed, replaced, rearranged and repeated.
- a first dummy gate of a first gate stack disposed over a first fin in a PMOS region of a substrate is removed.
- a second dummy gate of a second gate stack disposed over a second fin in an NMOS region of the substrate is removed, where removing the first dummy gate and removing the second dummy gate create a first opening in the PMOS region and a second opening in the NMOS region, respectively.
- an interface dielectric material is formed in the first opening and in the second opening, the interface dielectric material lining bottom surfaces of the first opening and the second opening.
- a high-K dielectric material is formed in the first opening and in the second opening, the high-K dielectric material disposed over the interface dielectric material.
- the first opening and the second opening are filled with a conductive material, where after the filling, the high-K dielectric material is in the first opening and the second opening.
- Embodiments may achieve advantages.
- the high-K dielectric stack in the present disclosure achieves low EOT (e.g., 0.5 nm or less), better threshold voltage (Vt) shift, and lower leakage current for the semiconductor device formed.
- the high-K dielectric stack is strong and resistant to moisture.
- contamination due to out-diffusion of lanthanum is well controlled by having the dielectric layer 94 A (e.g., HfO 2 ) and the capping layer 92 in the gate dielectric material as the diffusion barriers for lanthanum.
- the same gate dielectric e.g., the same high-K dielectric material 94 and the same interface material 96
- the same gate dielectric can be used for both PMOS region and NMOS region, which reduces the cost of production.
- no extra mask is needed for separately forming different gate dielectric materials in the PMOS region and the NMOS region, and therefore, processing time and the number of processing steps are also reduced.
- the presently disclosed high-K dielectric stack achieves a dipole interface that could modulate the metal effective work function.
- transistors operate the same way every time as they switch due to this material property, which may produce interface dipoles.
- a method of forming a gate dielectric material includes forming a high-K dielectric material in a first region over a substrate, where forming the high-K dielectric material includes forming a first dielectric layer comprising hafnium over the substrate, and forming a second dielectric layer comprising lanthanum over the first dielectric layer.
- the first dielectric layer comprises hafnium lanthanum oxide.
- the second dielectric layer comprises lanthanum aluminum oxide.
- forming the high-K dielectric material further includes forming a third dielectric layer comprising hafnium oxide under the first dielectric layer, where the first dielectric layer is between the third dielectric layer and the second dielectric layer.
- the method further includes forming an interface material under the high-K dielectric material and in the first region, where the interface material is between the high-K dielectric material and the substrate, where forming the interface material includes forming a fourth dielectric layer including an oxide of the substrate, and forming a fifth dielectric layer including a hafnium doped material of the fourth dielectric layer, where the fifth dielectric layer is between the fourth dielectric layer and the high-K dielectric material.
- the fourth dielectric layer includes silicon oxide
- the fifth dielectric layer includes hafnium silicate.
- the method further includes forming a capping layer including titanium silicon nitride over the high-K dielectric material.
- the method further includes performing a first anneal process after forming the capping layer. In an embodiment, the method further includes forming a silicon capping layer over the capping layer, performing a second anneal process after forming the silicon capping layer, and removing the silicon capping layer after the second anneal process. In an embodiment, forming the high-K dielectric material further includes forming the high-K dielectric material in a second region over the substrate, where the first region is a PMOS region, and the second region is an NMOS region.
- a method of forming a Fin Field-Effect (FinFET) device includes removing a first dummy gate of a first gate stack disposed over a first fin in a PMOS region of a substrate, and removing a second dummy gate of a second gate stack disposed over a second fin in an NMOS region of the substrate, where removing the first dummy gate and removing the second dummy gate create a first opening in the PMOS region and a second opening in the NMOS region, respectively.
- the method also includes forming an interface dielectric material in the first opening and in the second opening, the interface dielectric material lining bottom surfaces of the first opening and the second opening, forming a high-K dielectric material in the first opening and in the second opening, the high-K dielectric material disposed over the interface dielectric material, and filling the first opening and the second opening with a conductive material, where after the filling, the high-K dielectric material is in the first opening and the second opening.
- the method further includes forming a capping layer over the high-K dielectric material in the first opening and in the second opening before filling the first opening and the second opening.
- the method further includes forming a barrier layer over the capping layer, where the barrier layer is between the capping layer and the conductive material after the filling.
- the interface dielectric material is formed in the first opening and the second opening at a same time, and the high-K dielectric material is formed in the first opening and the second opening at a same time.
- forming the interface dielectric material includes forming a first dielectric layer including silicon oxide in the first opening and in the second opening, and forming a second dielectric layer including hafnium silicate over the first dielectric layer in the first opening and in the second opening.
- forming the high-K dielectric material includes forming a third dielectric layer comprising hafnium oxide over the second dielectric layer, forming a fourth dielectric layer comprising hafnium lanthanum oxide over the third dielectric layer, and forming a fifth dielectric layer comprising lanthanum aluminum oxide over the fourth dielectric layer.
- a semiconductor device includes a substrate and a first transistor in a first region of the substrate.
- the first transistor includes a first high-K dielectric material over the substrate, where the first high-K dielectric material includes a first dielectric layer including hafnium oxide over the substrate, a second dielectric layer including hafnium lanthanum oxide over the first dielectric layer, and a third dielectric layer including lanthanum aluminum oxide over the second dielectric layer.
- the first transistor further includes a first capping layer over the first high-K dielectric material, and a first gate electrode over the first capping layer.
- the first transistor further comprises a first interface material between the first high-K dielectric material and the substrate, where the first interface material includes a fourth dielectric layer including silicon oxide over the substrate, and a fifth dielectric layer including hafnium silicate over the fourth dielectric layer.
- the first capping layer includes titanium silicon nitride, tantalum silicon nitride, or hafnium silicon oxynitride.
- the semiconductor device further includes a second transistor in a second region of the substrate, where the first transistor is a P-type transistor, and the second transistor is an N-type transistor, where the second transistor includes a second high-K dielectric material over the substrate, where the second high-K dielectric material is the same as the first high-K dielectric material, a second capping layer over the second high-K dielectric material, and a second gate electrode over the second capping layer.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/722,652 US10672886B2 (en) | 2017-08-31 | 2017-10-02 | Structure and method for high-k metal gate |
CN201810077949.XA CN109427587A (en) | 2017-08-31 | 2018-01-26 | The forming method of grid dielectric material |
TW107127618A TW201913881A (en) | 2017-08-31 | 2018-08-08 | Method for forming gate dielectric material |
US16/889,452 US11171220B2 (en) | 2017-08-31 | 2020-06-01 | Structure and method for high-K metal gate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201762552997P | 2017-08-31 | 2017-08-31 | |
US15/722,652 US10672886B2 (en) | 2017-08-31 | 2017-10-02 | Structure and method for high-k metal gate |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/889,452 Division US11171220B2 (en) | 2017-08-31 | 2020-06-01 | Structure and method for high-K metal gate |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190067457A1 US20190067457A1 (en) | 2019-02-28 |
US10672886B2 true US10672886B2 (en) | 2020-06-02 |
Family
ID=65437334
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/722,652 Active US10672886B2 (en) | 2017-08-31 | 2017-10-02 | Structure and method for high-k metal gate |
US16/889,452 Active US11171220B2 (en) | 2017-08-31 | 2020-06-01 | Structure and method for high-K metal gate |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/889,452 Active US11171220B2 (en) | 2017-08-31 | 2020-06-01 | Structure and method for high-K metal gate |
Country Status (3)
Country | Link |
---|---|
US (2) | US10672886B2 (en) |
CN (1) | CN109427587A (en) |
TW (1) | TW201913881A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11664279B2 (en) | 2020-02-19 | 2023-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multiple threshold voltage implementation through lanthanum incorporation |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10665698B2 (en) * | 2018-10-19 | 2020-05-26 | International Business Machines Corporation | Reducing gate-induced-drain-leakage current in a transistor by forming an enhanced band gap layer at the channel-to-drain interface |
US11088255B2 (en) * | 2019-05-17 | 2021-08-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor devices |
US11742425B2 (en) | 2019-10-28 | 2023-08-29 | International Business Machines Corporation | FinFET device with partial interface dipole formation for reduction of gate induced drain leakage |
DE102020120848A1 (en) * | 2020-02-19 | 2021-08-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | IMPLEMENTATION OF SEVERAL THRESHOLD VOLTAGE THROUGH THE USE OF LANTHAN |
CN113468845A (en) * | 2020-03-31 | 2021-10-01 | 中芯国际集成电路制造(上海)有限公司 | Process manufacturing method, threshold voltage adjusting method, device and storage medium |
US11139432B1 (en) * | 2020-04-01 | 2021-10-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming a FinFET device |
US11996317B2 (en) | 2021-01-15 | 2024-05-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods for forming isolation regions by depositing and oxidizing a silicon liner |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040161883A1 (en) * | 2003-02-13 | 2004-08-19 | Luigi Colombo | High temperature interface layer growth for high-k gate dielectric |
US20040185629A1 (en) * | 2003-03-20 | 2004-09-23 | Mansoori Majid Movahed | Semiconductor device fabrication methods for inhibiting carbon out-diffusion in wafers having carbon-containing regions |
US20070037343A1 (en) * | 2005-08-10 | 2007-02-15 | Texas Instruments Inc. | Process for manufacturing dual work function metal gates in a microelectronics device |
US20070212896A1 (en) * | 2006-03-09 | 2007-09-13 | Applied Materials, Inc. | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
US20090321810A1 (en) * | 2008-06-25 | 2009-12-31 | Samsung Electronics Co., Ltd. | Non-volatile memory device, memory card and system |
US20110101438A1 (en) * | 2009-11-03 | 2011-05-05 | Dong-Chul Yoo | Nonvolatile Memory Devices Having Gate Structures Therein with Improved Blocking Layers |
US20120043614A1 (en) * | 2010-08-20 | 2012-02-23 | Samsung Electronics Co., Ltd. | Semiconductor devices having passive element in recessed portion of device isolation pattern and methods of fabricating the same |
US20120225268A1 (en) * | 2011-03-02 | 2012-09-06 | Micron Technology, Inc. | Insulative elements and methods of forming the same |
US8487378B2 (en) | 2011-01-21 | 2013-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Non-uniform channel junction-less transistor |
US8729634B2 (en) | 2012-06-15 | 2014-05-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with high mobility and strain channel |
US8826213B1 (en) | 2013-03-11 | 2014-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Parasitic capacitance extraction for FinFETs |
US20140282326A1 (en) | 2013-03-12 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for Layout Verification for Polysilicon Cell Edge Structures in FinFET Standard Cells |
US8887106B2 (en) | 2011-12-28 | 2014-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of generating a bias-adjusted layout design of a conductive feature and method of generating a simulation model of a predefined fabrication process |
US20170170027A1 (en) * | 2015-12-15 | 2017-06-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Finfet doping methods and structures thereof |
-
2017
- 2017-10-02 US US15/722,652 patent/US10672886B2/en active Active
-
2018
- 2018-01-26 CN CN201810077949.XA patent/CN109427587A/en active Pending
- 2018-08-08 TW TW107127618A patent/TW201913881A/en unknown
-
2020
- 2020-06-01 US US16/889,452 patent/US11171220B2/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040161883A1 (en) * | 2003-02-13 | 2004-08-19 | Luigi Colombo | High temperature interface layer growth for high-k gate dielectric |
US20040185629A1 (en) * | 2003-03-20 | 2004-09-23 | Mansoori Majid Movahed | Semiconductor device fabrication methods for inhibiting carbon out-diffusion in wafers having carbon-containing regions |
US20070037343A1 (en) * | 2005-08-10 | 2007-02-15 | Texas Instruments Inc. | Process for manufacturing dual work function metal gates in a microelectronics device |
US20070212896A1 (en) * | 2006-03-09 | 2007-09-13 | Applied Materials, Inc. | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
US20090321810A1 (en) * | 2008-06-25 | 2009-12-31 | Samsung Electronics Co., Ltd. | Non-volatile memory device, memory card and system |
US20110101438A1 (en) * | 2009-11-03 | 2011-05-05 | Dong-Chul Yoo | Nonvolatile Memory Devices Having Gate Structures Therein with Improved Blocking Layers |
US20120043614A1 (en) * | 2010-08-20 | 2012-02-23 | Samsung Electronics Co., Ltd. | Semiconductor devices having passive element in recessed portion of device isolation pattern and methods of fabricating the same |
US8487378B2 (en) | 2011-01-21 | 2013-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Non-uniform channel junction-less transistor |
US20120225268A1 (en) * | 2011-03-02 | 2012-09-06 | Micron Technology, Inc. | Insulative elements and methods of forming the same |
US8887106B2 (en) | 2011-12-28 | 2014-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of generating a bias-adjusted layout design of a conductive feature and method of generating a simulation model of a predefined fabrication process |
US8729634B2 (en) | 2012-06-15 | 2014-05-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with high mobility and strain channel |
US8826213B1 (en) | 2013-03-11 | 2014-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Parasitic capacitance extraction for FinFETs |
US20140282326A1 (en) | 2013-03-12 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for Layout Verification for Polysilicon Cell Edge Structures in FinFET Standard Cells |
US20170170027A1 (en) * | 2015-12-15 | 2017-06-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Finfet doping methods and structures thereof |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11664279B2 (en) | 2020-02-19 | 2023-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multiple threshold voltage implementation through lanthanum incorporation |
Also Published As
Publication number | Publication date |
---|---|
CN109427587A (en) | 2019-03-05 |
US11171220B2 (en) | 2021-11-09 |
TW201913881A (en) | 2019-04-01 |
US20200295157A1 (en) | 2020-09-17 |
US20190067457A1 (en) | 2019-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11735430B2 (en) | Fin field-effect transistor device and method | |
US11171220B2 (en) | Structure and method for high-K metal gate | |
US11450772B2 (en) | Fin field-effect transistor device and method | |
US10867807B2 (en) | Semiconductor device and method | |
US12002718B2 (en) | Fin field-effect transistor device and method | |
US11201084B2 (en) | Fin field-effect transistor device and method of forming the same | |
KR20210110548A (en) | Fin field-effect transistor device and method of forming the same | |
US10665513B2 (en) | Fin field-effect transistor device and method | |
US11824104B2 (en) | Method of gap filling for semiconductor device | |
US11495661B2 (en) | Semiconductor device including gate barrier layer | |
US11189531B2 (en) | Fin field-effect transistor device and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORE, SHAHAJI B.;LEE, CHENG-HAN;PAN, ZHENG-YANG;AND OTHERS;SIGNING DATES FROM 20170914 TO 20170918;REEL/FRAME:043758/0844 Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORE, SHAHAJI B.;LEE, CHENG-HAN;PAN, ZHENG-YANG;AND OTHERS;SIGNING DATES FROM 20170914 TO 20170918;REEL/FRAME:043758/0844 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |