US10600353B2 - Method for driving a pixel circuit, display panel and display device - Google Patents

Method for driving a pixel circuit, display panel and display device Download PDF

Info

Publication number
US10600353B2
US10600353B2 US15/912,045 US201815912045A US10600353B2 US 10600353 B2 US10600353 B2 US 10600353B2 US 201815912045 A US201815912045 A US 201815912045A US 10600353 B2 US10600353 B2 US 10600353B2
Authority
US
United States
Prior art keywords
light
transistor
electrically connected
module
drive transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US15/912,045
Other versions
US20180197458A1 (en
Inventor
Kerui XI
Tingting Cui
Baiquan Lin
Junting OUYANG
Zhonglan Cai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Tianma Microelectronics Co Ltd
Original Assignee
Shanghai Tianma AM OLED Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Tianma AM OLED Co Ltd filed Critical Shanghai Tianma AM OLED Co Ltd
Assigned to Shanghai Tianma AM-OLED Co., Ltd. reassignment Shanghai Tianma AM-OLED Co., Ltd. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Cai, Zhonglan, CUI, TINGTING, LIN, Baiquan, OUYANG, JUNTING, XI, KERUI
Publication of US20180197458A1 publication Critical patent/US20180197458A1/en
Application granted granted Critical
Publication of US10600353B2 publication Critical patent/US10600353B2/en
Assigned to WUHAN TIANMA MICRO-ELECTRONICS CO., LTD., Wuhan Tianma Microelectronics Co., Ltd. Shanghai Branch reassignment WUHAN TIANMA MICRO-ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SHANGHAI TIANMA AM-OLED CO.,LTD.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing

Definitions

  • the present disclosure relates to display technologies, and in particular, to a method for driving a pixel circuit, a display panel and a display device.
  • Each pixel of the organic light-emitting display includes an organic light-emitting diode and a pixel circuit for driving the organic light-emitting diode to emit light for display.
  • a pixel circuit generally includes a drive transistor, a plurality of switch transistors and storage capacitors. Due to the manufacture process and device ageing, etc., the characteristics of the drive transistor in the pixel circuit corresponding to the pixel may drift, for example, the threshold voltage may drift. Moreover, the drive transistor usually operates in a subthreshold region for a long time, which also tends to cause the characteristics of the drive transistor to drift. After the characteristics of the drive transistor drift, the characteristic curve will be twisted. The coincidence may not be completely realized even after a compensation, and thus the degrees of characteristic drifts for different drive transistors will be different, causing display mura and artifact, etc., so that the display effect of the whole image may be affected.
  • Embodiments of the present disclosure provide a method for driving a pixel circuit, thereby lowering the drift on characteristics of a drive transistor in a pixel circuit, improving the coincidence degree after a compensation, lowering the display mura and artifact, and improving the display effect.
  • embodiments of the disclosure provide a method for driving for a pixel circuit, wherein the pixel circuit comprises: a data write module, a drive transistor, a hold module and a light-emitting element.
  • the method for driving includes, in a time period for a frame of display, a data writing stage in which a data signal is written by the data write module into a gate electrode of the drive transistor; a light-emitting stage in which a voltage on the gate electrode of the drive transistor is held by the hold module, the drive transistor supplies a drive current to the light-emitting element, and the light-emitting element emits light in response to the drive current; a cut-off stage in which the drive transistor operates in a full cut-off region.
  • embodiments of the disclosure provide a display panel, wherein the display panel comprises pixel circuits arranged in an array, and the pixel circuits includes a data write module, a drive transistor, a hold module and a light-emitting element.
  • the display panel includes: a cut-off voltage generating module, configured to generate a cut-off voltage and transmit the cut-off voltage to a gate electrode of the drive transistor, so as to control the drive transistor to operate in a full cut-off region; a scan signal generating module, configured to output the generated scan signal to a scan line in order to control the data write module to be turned on; a data signal generating module configured to generate a data signal corresponding to the image signal and output the data signal to a data line so that the data signal on the data line is written into the gate electrode of the drive transistor through the turned-on data write module, in order to control the drive transistor to supply a drive current to the light-emitting element so as to drive the light-emitting element to emit light.
  • a cut-off voltage generating module configured to generate a cut-off voltage and transmit the cut-off voltage to a gate electrode of the drive transistor, so as to control the drive transistor to operate in a full cut-off region
  • a scan signal generating module configured to output the generated
  • embodiments of the disclosure provide a display device, which comprises the pixel panel according to any of the embodiments of the disclosure.
  • FIG. 1 is a schematic flow chart oft the method for driving a pixel circuit according to an embodiment of the disclosure
  • FIG. 2 is a contrast chart of characteristic curves of a drive transistor according to an embodiment of the disclosure
  • FIG. 3 is an electrical block diagram of a pixel circuit according to an embodiment of the disclosure.
  • FIG. 4 is a drive timing diagram according to an embodiment of the disclosure.
  • FIG. 5 is another drive timing diagram according to an embodiment of the disclosure.
  • FIG. 6 is another drive timing diagram according to an embodiment of the disclosure.
  • FIG. 7 is an electrical block diagram of another pixel circuit according to an embodiment of the disclosure.
  • FIG. 8 is a schematic structural diagram of a display panel according to an embodiment of the disclosure.
  • FIG. 9 is a schematic structural diagram of a display device according to an embodiment of the disclosure.
  • FIG. 1 is a schematic flow chart of a method for driving a pixel circuit according to an embodiment of the disclosure.
  • the pixel circuit includes: a data write module, a drive transistor, a hold module and a light-emitting element.
  • the method includes, in a time period for a frame of display, the following stages:
  • a data writing stage S 110 in which a data signal is written by the data write module into a gate electrode of the drive transistor
  • a light-emitting stage S 120 in which a voltage on the gate electrode of the drive transistor is held by the hold module, the drive transistor supplies a drive current to the light-emitting element, and the light-emitting element emits light in response to the drive current;
  • a data signal is written by the data write module into a gate electrode of the drive transistor.
  • the drive transistor In the light-emitting stage, the drive transistor generates a corresponding drive current according to a voltage on the data signal written into the gate electrode of the drive transistor, and hence the light-emitting element is driven by the drive current to emit light.
  • voltage on the gate electrode of the drive transistor is held by the hold module, and the drive transistor continuously generates a drive current to drive the light-emitting element to continuously emit light.
  • the drive transistor operates in the sub-threshold region.
  • the cut-off stage the drive transistor is controlled to operate in a full cut-off region.
  • the drive transistor may be an N-type transistor or a P-type transistor. If the drive transistor is an N-type transistor, and the drive transistor is intended to be controlled to operate in a full cut-off region, then the voltage difference between the gate electrode and the source electrode of the drive transistor needs to be smaller than the negative value of the threshold voltage thereof. If the drive transistor is a P-type transistor, and the drive transistor is intended to be controlled to operate in a full cut-off region, then the voltage difference between the gate electrode and the source electrode of the drive transistor needs to be larger than the negative value of the threshold voltage thereof. For example, for a P-type drive transistor with a threshold voltage of ⁇ 3.527V, if the drive transistor is needed to operate in a full cut-off region, then the voltage difference between the gate electrode and the source electrode of the drive transistor may be 4V.
  • FIG. 2 is a contrast chart of characteristic curves of a drive transistor according to an embodiment of the disclosure.
  • the first characteristic curve 201 represents the original characteristic curve of the drive transistor
  • the second characteristic curve 202 represents the characteristic curve of the drive transistor after the characteristic drifts
  • the third characteristic curve 203 represents the characteristic curve of the drive transistor when it operates in a full cut-off region in a part of the time period (i.e., a cut-off stage). It may be seen that, after the drive transistor operates in a full cut-off region in a part of the time period, the drift on characteristics of the third characteristic curve 203 is somewhat lowered compared to the drift on characteristics of the second characteristic curve 202 . That is, when the drive transistor operates in a full cut-off region in a part of the time period, the drift on characteristics of the drive transistor may be lowered, thereby improving the display effect of the picture.
  • the cut-off stage is arranged after the light-emitting stage.
  • the cut-off stage may be arranged before the light-emitting stage.
  • the cut-off stage may also be arranged both before the light-emitting stage and after the light-emitting stage.
  • the drive transistor may operate in the full cut-off region in several stages during a time period for a frame of display, thereby further lowering the voltage bias of the drive transistor, the drift, the non-coincidence and the display mura.
  • the proportion of the cut-off stage in a time period for a frame of display is greater than zero and less than or equal to 5%. Since the drive transistor operates in the full cut-off region in the cut-off stage, the drive transistor does not generate the drive current to drive the light-emitting element to emit light. Generally, the time period of a frame is fixed. If the duration for the cut-off stage is long, the duration for the light-emitting stage of the light-emitting element may be insufficient, so that a dark state would occur during display. Therefore, the proportion of the cut-off stage in a time period for a frame of display is greater than zero and less than or equal to 5%, thereby lowering the drift on the drive transistor to reduce the display mura, and ensuring the display brightness.
  • FIG. 3 is a structural diagram of a pixel circuit according to an embodiment of the present disclosure.
  • the pixel circuit further includes a light-emitting element 11 , a drive transistor 12 , a reset module 13 , a threshold compensation module 14 , a data write module 15 , a hold module 16 , a first light-emitting control module 17 and a second light-emitting control module 18 .
  • a control terminal of the data write module 15 is electrically connected with a first scan line S 1 , a first terminal of the data write module 15 is electrically connected with a data line dt, and a second terminal of the data write module 15 is electrically connected with a first electrode of the drive transistor 12 (that is, a second node N 2 ).
  • a control terminal of the threshold compensation module 14 is electrically connected with the first scan line S 1 , a first terminal of the threshold compensation module 14 is electrically connected with a second electrode of the drive transistor 12 , and a second terminal of the threshold compensation module 14 is electrically connected with the gate electrode of the drive transistor 12 .
  • a first terminal of the hold module 16 is electrically connected with the gate electrode of the drive transistor 12 , and a second terminal of the hold module 16 is connected with a first level signal line PVDD.
  • a control terminal of the first light-emitting control module 17 is electrically connected with a first light-emitting signal line Emit 1 , a first terminal of the first light-emitting control module 17 is electrically connected with the first level signal line PVDD, and a second terminal of the first light-emitting control module 17 is electrically connected with the first electrode of the drive transistor 12 .
  • a control terminal of the second light-emitting control module is electrically connected with the first light-emitting signal line, a first terminal of the second light-emitting control module 18 is electrically connected with the second electrode of the drive transistor 12 , and a second terminal of the second light-emitting control module 18 is electrically connected with a first electrode of the light-emitting element 11 .
  • a control terminal of the reset module 13 is electrically connected with a second scan line S 2 , a first terminal of the reset module 13 is electrically connected with a third level signal line Vref 3 , and a second terminal of the reset module 13 is electrically connected with the gate electrode of the drive transistor 12 .
  • a second electrode of the light-emitting element 11 is electrically connected with a second level signal line PVEE.
  • the drive method provided in the embodiment of the present disclosure further includes a reset stage in which the reset module 13 is turned on so that a reset signal on the third level signal line Vref 3 is written into the gate electrode of the drive transistor 12 .
  • the reset module 13 is turned off, and the data write module 15 and the threshold compensation module 14 are turned on, so that the voltage associated with the threshold voltage of the drive transistor is stored by the holding module.
  • the first light-emitting control module 17 and the second light-emitting control module 18 are turned on, so that the drive current generated by the drive transistor 12 is transmitted to the light-emitting element.
  • FIG. 4 is a driving timing diagram provided by an embodiment of the present disclosure. The specific process of the driving method for the pixel circuit according to the embodiment of the present disclosure is described below with reference to FIGS. 3 and 4 .
  • the light-emitting signal on the light-emitting signal line Emit 1 is written into the control terminal of the first light-emitting control module 17 and the control terminal of the second light-emitting control module 18 .
  • the first light-emitting control module 17 and the second light-emitting control module 18 are turned on and hence the first level signal on the first level signal line PVDD is written into the gate electrode of the drive transistor 12 .
  • the scan signal on the second scan line S 2 is written into the control terminal of the reset module 13 , so that the reset module 13 is turned on, and the third level signal on the third level signal line Vref 3 is written into the gate electrode of the drive transistor 12 .
  • the signal on the third level signal line Vref 3 is a high level signal which is a cut-off signal.
  • the voltage on the signal on the third level signal line Vref 3 and the voltage on the first light-emitting signal line Emit 1 enable the drive transistor 12 to operate in the full cut-off region.
  • the third level signal on the third level signal line Vref 3 is a low level signal which is a reset signal.
  • the voltage on the gate electrode of the drive transistor 12 and the voltage on the first terminal of the hold module 16 are initialized.
  • the reset module 13 is turned off, the scan signal on the first scan line S 1 is written into the gate electrode of the threshold compensation module 14 , so that the threshold compensation module 14 is turned on.
  • the scan signal on the first scan line S 1 is written into the control terminal of the data write module 15 , so that the data write module 15 is turned on.
  • the data signal on the data line dt is written into the gate electrode (that is, the first node N 1 ) of the drive transistor 12 through sequentially the data write module 16 , the drive transistor 12 and the compensation transistor M 10 .
  • the voltage on the gate electrode (that is, the voltage of the first node N 1 ) of the drive transistor 12 is gradually increased until the drive transistor 12 is turned off.
  • the voltage magnitude of the data signal on the data line dt is V data .
  • the voltage on the gate electrode of the drive transistor 12 i.e., the voltage V 1 of the first node N 1 is equal to V data +V th , wherein V th is the threshold voltage of the drive transistor 12 .
  • the signal on the first scan line S 1 is a high level signal.
  • the data write module 15 and the threshold compensation module 14 are turned off, the light-emitting signal on the first light-emitting signal line Emit 1 is written into the control terminal of the first light-emitting control module 17 and the control terminal of the second light-emitting control module 18 , and the first light-emitting control module 17 and the second light-emitting control module 18 are turned on; a drain current I d of the drive transistor 12 , i.e., the drive current, drives the light-emitting element 11 to emit light through the second light-emitting control module 18 , thereby realizing the display function of the display panel.
  • the drive current I d meets equation 1 below:
  • ⁇ is the carrier mobility of the drive transistor 12
  • W is the width and length of a channel of the drive transistor 12
  • C ox is the gate oxide layer capacitance, per unit area, of the drive transistor 12
  • V PVDD is the voltage magnitude of the first level signal on the first level signal line PVDD, and is also the voltage magnitude of the second node N 2 . It may be seen that, the drive current I d generated by the drive transistor 12 is independent of the threshold voltage V th of the drive transistor 12 . Therefore, the problem of abnormal display due to the drift on the threshold voltage of the drive transistor 12 may be solved.
  • FIG. 2 is a contrast chart of characteristic curves of a drive transistor according to an embodiment of the disclosure.
  • the first curve 201 may represent the original characteristic curve of the drive transistor
  • the second curve 202 may represent the characteristic curve of the drive transistor after the characteristic drifts
  • the third curve 203 may represent the characteristic curve after threshold compensation is performed on the drive transistor. It may be seen that the third curve 203 still cannot coincide with the first curve 201 even after the threshold compensation.
  • the drive transistor 12 is controlled by the control module 15 to operate in a full cut-off region in a part of the time period (the cut-off stage), so that the drift on characteristics of the drive transistor 12 may be lowered, the compensation effect may be improved, thereby further lowering the display mura and artifact, and improving the display effect.
  • the signal on the third level signal line includes at least one pulse signal, the pulse signal includes a high level stage and a low level stage.
  • the high level stage is used for the cut-off signal and the low level stage is used for the reset signal, or the high level stage is used for the reset signal, and the low level stage is used for the cut-off signal.
  • the difference between the voltage value of the high level stage and the voltage value of the first level signal is greater than the negative value of the threshold voltage of the drive transistor, or the difference between the voltage value of the low level stage and the voltage value of the first level signal line is less than the negative value of the threshold voltage of the drive transistor.
  • FIG. 5 is another driving timing chart according to an embodiment of the present disclosure.
  • ss 1 , ss 2 , . . . and Ssn denote signals on the first row of scan lines, the second row of scan lines, . . . and the n-th row of scan lines, respectively;
  • emit 1 , emit 2 , emitn denotes the first row of light-emitting signal lines, the second row of light-emitting signal lines, . . . , and the n-th row of light-emitting signal lines, respectively.
  • Each row of pixel circuits can correspond to a row of scan lines and a row of light-emitting signal lines.
  • the scan lines may be electrically connected to the output terminals of a scan driving circuit, i. e., a gate driving circuit (GOA), on the display panel.
  • the GOA circuit may be located in the non-display region of the display panel, and may be located in one of sides or both sides of the display region of the display panel.
  • the GOA circuit provides a scan signal on a scan line. After the charge is completed, the GOA circuit provides a scan signal on the next scan line, thereby achieving the charge of the scan lines in turn.
  • the light-emitting signal lines may be electrically connected to the output terminals of the light-emitting signal driving circuit (EOA) on the display panel.
  • EOA light-emitting signal driving circuit
  • the EOA circuit may be located in a non-display region of the display panel and may be located on one of sides or both sides of the display region of the display panel.
  • the first scan line is a scan line corresponding to the pixel circuit
  • the second scan line is previous to the first scan line.
  • the first light-emitting signal line is a light-emitting signal line corresponding to the pixel circuit.
  • the signal on the first scan line and the signal on the second scan line are both pulse signals, and the signal on the second scan line is previous to the signal on the first scan line. That is, the first scanning signal and the second scanning signal have the same amplitude and different stages.
  • the signal on the third level signal line further includes a cut-off voltage signal.
  • the reset module is turned on, and the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor, the first light-emitting control module is turned on, and the first level signal on the first level signal line is written into the first electrode of the driver transistor.
  • FIG. 6 is another driving timing diagram according to an embodiment of the present disclosure. It can be seen that the reset stage is arranged before the light-emitting stage, and the cut-off stage SS 0 is arranged after the light-emitting stage. In the cut-off stage, the first light-emitting control module and the second light-emitting control module are turned off and the reset module is turned on, and the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor.
  • a time period SS for a frame of display includes a stage SS 1 and a stage SS 2 , and the cut-off stage SS 0 is located in the stage SS 2 .
  • the cut-off stage SS 0 of each row of the pixel circuits is located at the end of a time period SS for a frame of display, and the cut-off stage SS 0 of each row of the pixel circuits is located after the light-emitting stage of the last row of the pixel circuits. It is not necessary to design a cut-off stage SS 0 for each row of the pixel circuits.
  • the light-emitting signal corresponding to the each row of the pixel circuits is at a high level
  • each of the first light-emitting control module and the second light-emitting control module is turned off
  • the reset module, the data write module and the threshold compensation module in each row of pixel circuits are all turned on
  • the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor of each row of the pixel circuits.
  • FIG. 7 is a circuit diagram of another pixel circuit according to an embodiment of the present disclosure.
  • the data write module includes a first transistor M 1
  • the threshold compensation module includes a second transistor M 2
  • the reset module includes a third transistor M 3
  • the first light-emitting control module includes a fourth transistor M 4
  • the second light-emitting control module includes a fifth transistor M 5
  • the hold module includes a first capacitor Cst 1 .
  • a first electrode of the first transistor M 1 is electrically connected to the data line dt, a second electrode of the first transistor M 1 is electrically connected to a first electrode of the drive transistor M 0 , and a gate electrode of the first transistor M 1 is electrically connected to the first scan line S 1 .
  • a first electrode of the second transistor M 2 is electrically connected to a second electrode of the drive transistor M 0
  • a second electrode of the second transistor M 2 is electrically connected to the gate electrode of the drive transistor M 0
  • a gate electrode of the second transistor M 2 is electrically connected to the first scan line S 1 .
  • a first electrode of the third transistor M 3 is electrically connected to the third level signal line Vref 3
  • a second electrode of the third transistor M 3 is electrically connected to the gate electrode of the drive transistor M 0
  • a gate electrode of the third transistor M 3 is electrically connected to the second scan line S 2 .
  • a first electrode of the fourth transistor M 4 is electrically connected to the first level signal line PVDD, a second electrode of the fourth transistor M 4 is electrically connected to the first electrode of the drive transistor M 0 , and a gate electrode of the fourth transistor M 4 is electrically connected to the first light-emitting signal line Emit 1 .
  • a first electrode of the fifth transistor M 5 is electrically connected to the second electrode of the drive transistor M 0 , a second electrode of the fifth transistor M 5 is electrically connected to a first electrode of the light-emitting element 11 , and a gate electrode of the fifth transistor M 5 is electrically connected to the first light-emitting signal line Emit 1 .
  • a first electrode of the first capacitor Cst 1 is electrically connected to the gate electrode of the drive transistor M 0
  • a second electrode of the first capacitor Cst 1 is electrically connected to the first electrode of the drive transistor M 0 .
  • the third transistor M 3 is turned on, the cut-off signal on the third level signal line Vref 3 is written into the gate electrode of the drive transistor M 0 , and hence the drive transistor M 0 operates in the full cut-off state.
  • the third transistor M 3 is turned on, the reset signal on the third level signal line Vref 3 is written into the first electrode of the first capacitor Cst 1 , and hence the first capacitor Cst 1 is reset.
  • the first transistor M 1 and the second transistor M 2 are turned on, and hence the first electrode of the first capacitor Cst 1 stores a drive voltage associated with the threshold voltage of the drive transistor M 0 .
  • the fourth transistor M 4 and the fifth transistor M 5 are turned on, and hence the drive current generated by the drive transistor M 0 is transmitted to the light-emitting element 11 .
  • the first to fifth transistors are all P-type transistors, or the first to fifth transistors are all N-type transistors.
  • FIG. 8 is a schematic structural diagram of a display panel according to an embodiment of the present disclosure.
  • the display panel 80 includes a plurality of pixel circuits arranged in an array.
  • the pixel circuits include a data write module, a drive transistor, a hold module and a light-emitting element.
  • the display panel 80 further includes:
  • a cut-off voltage generating module 81 for generating a cut-off voltage and transmitting the cut-off voltage to a gate electrode of the drive transistor, so that the control transistor operates in a full cut-off region.
  • the scan signal generating module 82 is configured to output the generated scan signal to the scan line to control the data write module to be turned on.
  • the data signal generating module 83 is configured to generate a data signal corresponding to the image signal and output the data signal to the data line, so that the data signal on the data line is written into the gate electrode of the drive transistor through the turned-on data write module, in order to control the drive transistor to supply a drive current to the light-emitting element so as to drive the light-emitting element to emit light.
  • the driving method of the pixel circuit according to any of the embodiments of the present disclosure may be applied to the above display panel 80 .
  • FIG. 9 is a schematic structural diagram of a display device according to an embodiment of the present disclosure.
  • the display device 90 includes the display panel 80 according to any of the embodiments of the present disclosure.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

Disclosed are a method for driving a pixel circuit, a display panel and a display device. The pixel circuit includes: a data write module, a drive transistor, a hold module and a light-emitting element. The method comprises, in a time period for a frame of display: a data writing stage in which a data signal is written by the data write module into a gate electrode of the drive transistor; a light-emitting stage in which a voltage on the gate electrode of the drive transistor is held by the hold module, the drive transistor supplies a drive current to the light-emitting element, and the light-emitting element emits light in response to the drive current; and a cut-off stage in which the drive transistor operates in a full cut-off region.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority to Chinese Patent Application No. CN201710937938.X, filed on Sep. 30, 2017 and entitled “METHOD FOR DRIVING A PIXEL CIRCUIT, DISPLAY PANEL AND DISPLAY DEVICE”, the disclosure of which is incorporated herein by reference in its entirety.
TECHNICAL FIELD
The present disclosure relates to display technologies, and in particular, to a method for driving a pixel circuit, a display panel and a display device.
BACKGROUND
In comparison with liquid crystal displays, the organic light-emitting diodes of organic light-emitting displays have the advantages of low power consumption, low production cost, self-luminescence, wide visual angle and fast response speed, etc., and hence currently are widely applied in the display fields of mobile phones, PDAs, digital cameras and the like. Each pixel of the organic light-emitting display includes an organic light-emitting diode and a pixel circuit for driving the organic light-emitting diode to emit light for display.
A pixel circuit generally includes a drive transistor, a plurality of switch transistors and storage capacitors. Due to the manufacture process and device ageing, etc., the characteristics of the drive transistor in the pixel circuit corresponding to the pixel may drift, for example, the threshold voltage may drift. Moreover, the drive transistor usually operates in a subthreshold region for a long time, which also tends to cause the characteristics of the drive transistor to drift. After the characteristics of the drive transistor drift, the characteristic curve will be twisted. The coincidence may not be completely realized even after a compensation, and thus the degrees of characteristic drifts for different drive transistors will be different, causing display mura and artifact, etc., so that the display effect of the whole image may be affected.
SUMMARY
Embodiments of the present disclosure provide a method for driving a pixel circuit, thereby lowering the drift on characteristics of a drive transistor in a pixel circuit, improving the coincidence degree after a compensation, lowering the display mura and artifact, and improving the display effect.
In a first aspect, embodiments of the disclosure provide a method for driving for a pixel circuit, wherein the pixel circuit comprises: a data write module, a drive transistor, a hold module and a light-emitting element. The method for driving includes, in a time period for a frame of display, a data writing stage in which a data signal is written by the data write module into a gate electrode of the drive transistor; a light-emitting stage in which a voltage on the gate electrode of the drive transistor is held by the hold module, the drive transistor supplies a drive current to the light-emitting element, and the light-emitting element emits light in response to the drive current; a cut-off stage in which the drive transistor operates in a full cut-off region.
In a second aspect, embodiments of the disclosure provide a display panel, wherein the display panel comprises pixel circuits arranged in an array, and the pixel circuits includes a data write module, a drive transistor, a hold module and a light-emitting element. The display panel includes: a cut-off voltage generating module, configured to generate a cut-off voltage and transmit the cut-off voltage to a gate electrode of the drive transistor, so as to control the drive transistor to operate in a full cut-off region; a scan signal generating module, configured to output the generated scan signal to a scan line in order to control the data write module to be turned on; a data signal generating module configured to generate a data signal corresponding to the image signal and output the data signal to a data line so that the data signal on the data line is written into the gate electrode of the drive transistor through the turned-on data write module, in order to control the drive transistor to supply a drive current to the light-emitting element so as to drive the light-emitting element to emit light.
In a third aspect, embodiments of the disclosure provide a display device, which comprises the pixel panel according to any of the embodiments of the disclosure.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic flow chart oft the method for driving a pixel circuit according to an embodiment of the disclosure;
FIG. 2 is a contrast chart of characteristic curves of a drive transistor according to an embodiment of the disclosure;
FIG. 3 is an electrical block diagram of a pixel circuit according to an embodiment of the disclosure;
FIG. 4 is a drive timing diagram according to an embodiment of the disclosure;
FIG. 5 is another drive timing diagram according to an embodiment of the disclosure;
FIG. 6 is another drive timing diagram according to an embodiment of the disclosure;
FIG. 7 is an electrical block diagram of another pixel circuit according to an embodiment of the disclosure;
FIG. 8 is a schematic structural diagram of a display panel according to an embodiment of the disclosure; and
FIG. 9 is a schematic structural diagram of a display device according to an embodiment of the disclosure.
 DETAILED DESCRIPTION
The application will be illustrated in detail in conjunction with the drawings and embodiments. It may be understood that, the embodiments described here are only set for explaining, rather than limiting, the application. Additionally, it further needs to be noted that, for convenient description, the drawings only show the parts related to the application, rather than the whole structure.
FIG. 1 is a schematic flow chart of a method for driving a pixel circuit according to an embodiment of the disclosure. The pixel circuit includes: a data write module, a drive transistor, a hold module and a light-emitting element.
Referring to FIG. 1, the method includes, in a time period for a frame of display, the following stages:
a data writing stage S110 in which a data signal is written by the data write module into a gate electrode of the drive transistor;
a light-emitting stage S120 in which a voltage on the gate electrode of the drive transistor is held by the hold module, the drive transistor supplies a drive current to the light-emitting element, and the light-emitting element emits light in response to the drive current; and
a cut-off stage S130 in which the drive transistor operates in a full cut-off region.
In the data writing stage, a data signal is written by the data write module into a gate electrode of the drive transistor. In the light-emitting stage, the drive transistor generates a corresponding drive current according to a voltage on the data signal written into the gate electrode of the drive transistor, and hence the light-emitting element is driven by the drive current to emit light. At this time, voltage on the gate electrode of the drive transistor is held by the hold module, and the drive transistor continuously generates a drive current to drive the light-emitting element to continuously emit light. In the data writing stage and the light-emitting stage, generally the drive transistor operates in the sub-threshold region. In the cut-off stage, the drive transistor is controlled to operate in a full cut-off region. The drive transistor may be an N-type transistor or a P-type transistor. If the drive transistor is an N-type transistor, and the drive transistor is intended to be controlled to operate in a full cut-off region, then the voltage difference between the gate electrode and the source electrode of the drive transistor needs to be smaller than the negative value of the threshold voltage thereof. If the drive transistor is a P-type transistor, and the drive transistor is intended to be controlled to operate in a full cut-off region, then the voltage difference between the gate electrode and the source electrode of the drive transistor needs to be larger than the negative value of the threshold voltage thereof. For example, for a P-type drive transistor with a threshold voltage of −3.527V, if the drive transistor is needed to operate in a full cut-off region, then the voltage difference between the gate electrode and the source electrode of the drive transistor may be 4V.
By the technical solution of the embodiments of the disclosure, because in the cut-off stage, the drive transistor operates in a full cut-off region, that is, during a time period for a frame of display, the drive transistor operates in a full cut-off region in a part of the time period (corresponding to the cut-off stage), so that the magnitude of voltage bias of the drive transistor is relatively low, and thus the drift on characteristics of the drive transistor may be lowered, thereby lowering the degree of twist of the characteristic curve, lowering the display mura and artifact, and improving the display effect of the picture. In one embodiment, referring to FIG. 2, FIG. 2 is a contrast chart of characteristic curves of a drive transistor according to an embodiment of the disclosure. The first characteristic curve 201 represents the original characteristic curve of the drive transistor, the second characteristic curve 202 represents the characteristic curve of the drive transistor after the characteristic drifts, and the third characteristic curve 203 represents the characteristic curve of the drive transistor when it operates in a full cut-off region in a part of the time period (i.e., a cut-off stage). It may be seen that, after the drive transistor operates in a full cut-off region in a part of the time period, the drift on characteristics of the third characteristic curve 203 is somewhat lowered compared to the drift on characteristics of the second characteristic curve 202. That is, when the drive transistor operates in a full cut-off region in a part of the time period, the drift on characteristics of the drive transistor may be lowered, thereby improving the display effect of the picture.
It should be noted that in the flow chart shown in FIG. 1, the cut-off stage is arranged after the light-emitting stage. In other embodiments of the present disclosure, the cut-off stage may be arranged before the light-emitting stage. The cut-off stage may also be arranged both before the light-emitting stage and after the light-emitting stage. When a plurality of cut-off stages are provided, the drive transistor may operate in the full cut-off region in several stages during a time period for a frame of display, thereby further lowering the voltage bias of the drive transistor, the drift, the non-coincidence and the display mura.
The proportion of the cut-off stage in a time period for a frame of display is greater than zero and less than or equal to 5%. Since the drive transistor operates in the full cut-off region in the cut-off stage, the drive transistor does not generate the drive current to drive the light-emitting element to emit light. Generally, the time period of a frame is fixed. If the duration for the cut-off stage is long, the duration for the light-emitting stage of the light-emitting element may be insufficient, so that a dark state would occur during display. Therefore, the proportion of the cut-off stage in a time period for a frame of display is greater than zero and less than or equal to 5%, thereby lowering the drift on the drive transistor to reduce the display mura, and ensuring the display brightness.
FIG. 3 is a structural diagram of a pixel circuit according to an embodiment of the present disclosure. Referring to FIG. 3, the pixel circuit further includes a light-emitting element 11, a drive transistor 12, a reset module 13, a threshold compensation module 14, a data write module 15, a hold module 16, a first light-emitting control module 17 and a second light-emitting control module 18.
A control terminal of the data write module 15 is electrically connected with a first scan line S1, a first terminal of the data write module 15 is electrically connected with a data line dt, and a second terminal of the data write module 15 is electrically connected with a first electrode of the drive transistor 12 (that is, a second node N2).
A control terminal of the threshold compensation module 14 is electrically connected with the first scan line S1, a first terminal of the threshold compensation module 14 is electrically connected with a second electrode of the drive transistor 12, and a second terminal of the threshold compensation module 14 is electrically connected with the gate electrode of the drive transistor 12.
A first terminal of the hold module 16 is electrically connected with the gate electrode of the drive transistor 12, and a second terminal of the hold module 16 is connected with a first level signal line PVDD.
A control terminal of the first light-emitting control module 17 is electrically connected with a first light-emitting signal line Emit1, a first terminal of the first light-emitting control module 17 is electrically connected with the first level signal line PVDD, and a second terminal of the first light-emitting control module 17 is electrically connected with the first electrode of the drive transistor 12.
A control terminal of the second light-emitting control module is electrically connected with the first light-emitting signal line, a first terminal of the second light-emitting control module 18 is electrically connected with the second electrode of the drive transistor 12, and a second terminal of the second light-emitting control module 18 is electrically connected with a first electrode of the light-emitting element 11.
A control terminal of the reset module 13 is electrically connected with a second scan line S2, a first terminal of the reset module 13 is electrically connected with a third level signal line Vref3, and a second terminal of the reset module 13 is electrically connected with the gate electrode of the drive transistor 12.
A second electrode of the light-emitting element 11 is electrically connected with a second level signal line PVEE.
The drive method provided in the embodiment of the present disclosure further includes a reset stage in which the reset module 13 is turned on so that a reset signal on the third level signal line Vref3 is written into the gate electrode of the drive transistor 12.
In the data writing stage, the reset module 13 is turned off, and the data write module 15 and the threshold compensation module 14 are turned on, so that the voltage associated with the threshold voltage of the drive transistor is stored by the holding module.
In the light-emitting stage, the first light-emitting control module 17 and the second light-emitting control module 18 are turned on, so that the drive current generated by the drive transistor 12 is transmitted to the light-emitting element.
In one embodiment, FIG. 4 is a driving timing diagram provided by an embodiment of the present disclosure. The specific process of the driving method for the pixel circuit according to the embodiment of the present disclosure is described below with reference to FIGS. 3 and 4.
In the t1 stage, that is the cut-off stage, the light-emitting signal on the light-emitting signal line Emit1 is written into the control terminal of the first light-emitting control module 17 and the control terminal of the second light-emitting control module 18. The first light-emitting control module 17 and the second light-emitting control module 18 are turned on and hence the first level signal on the first level signal line PVDD is written into the gate electrode of the drive transistor 12. The scan signal on the second scan line S2 is written into the control terminal of the reset module 13, so that the reset module 13 is turned on, and the third level signal on the third level signal line Vref3 is written into the gate electrode of the drive transistor 12. It can be seen that the signal on the third level signal line Vref3 is a high level signal which is a cut-off signal. The voltage on the signal on the third level signal line Vref3 and the voltage on the first light-emitting signal line Emit1 enable the drive transistor 12 to operate in the full cut-off region.
In the t2 stage, that is the reset stage, the third level signal on the third level signal line Vref3 is a low level signal which is a reset signal. The voltage on the gate electrode of the drive transistor 12 and the voltage on the first terminal of the hold module 16 are initialized.
In the t3 stage, that is the data writing stage, the reset module 13 is turned off, the scan signal on the first scan line S1 is written into the gate electrode of the threshold compensation module 14, so that the threshold compensation module 14 is turned on. The scan signal on the first scan line S1 is written into the control terminal of the data write module 15, so that the data write module 15 is turned on. The data signal on the data line dt is written into the gate electrode (that is, the first node N1) of the drive transistor 12 through sequentially the data write module 16, the drive transistor 12 and the compensation transistor M10. The voltage on the gate electrode (that is, the voltage of the first node N1) of the drive transistor 12 is gradually increased until the drive transistor 12 is turned off. It is provided that the voltage magnitude of the data signal on the data line dt is Vdata. When the drive transistor 12 is turned off, the voltage on the gate electrode of the drive transistor 12, i.e., the voltage V1 of the first node N1 is equal to Vdata+Vth, wherein Vth is the threshold voltage of the drive transistor 12.
In a stage after the t3 stage (which is also referred to as a light-emitting stage), the signal on the first scan line S1 is a high level signal. The data write module 15 and the threshold compensation module 14 are turned off, the light-emitting signal on the first light-emitting signal line Emit1 is written into the control terminal of the first light-emitting control module 17 and the control terminal of the second light-emitting control module 18, and the first light-emitting control module 17 and the second light-emitting control module 18 are turned on; a drain current Id of the drive transistor 12, i.e., the drive current, drives the light-emitting element 11 to emit light through the second light-emitting control module 18, thereby realizing the display function of the display panel. The drive current Id meets equation 1 below:
I d = 1 2 ⁢ μ ⁢ ⁢ C ox ⁢ W L ⁢ ( V gs - V th ) 2 = 1 2 ⁢ μ ⁢ ⁢ C ox ⁢ W L ⁢ ( V 1 - V PVDD - V th ) 2 = I d = 1 2 ⁢ μ ⁢ ⁢ C ox ⁢ W L ⁢ ( V gs - V th ) 2 = 1 2 ⁢ μ ⁢ ⁢ C ox ⁢ W L ⁢ ( V data + V th - V PVDD - V th ) 2 = 1 2 ⁢ μ ⁢ ⁢ C ox ⁢ W L ⁢ ( V data - V PVDD ) 2 ( 1 )
wherein, μ is the carrier mobility of the drive transistor 12, W, L is the width and length of a channel of the drive transistor 12, Cox is the gate oxide layer capacitance, per unit area, of the drive transistor 12. VPVDD is the voltage magnitude of the first level signal on the first level signal line PVDD, and is also the voltage magnitude of the second node N2. It may be seen that, the drive current Id generated by the drive transistor 12 is independent of the threshold voltage Vth of the drive transistor 12. Therefore, the problem of abnormal display due to the drift on the threshold voltage of the drive transistor 12 may be solved. Moreover, because in the cut-off stage, the drive transistor 12 operates in a full cut-off region, the drift on characteristic of the drive transistor 12 may be lowered, display mura and artifact may be lowered, and the display quality may be improved. FIG. 2 is a contrast chart of characteristic curves of a drive transistor according to an embodiment of the disclosure. Referring to FIG. 2, the first curve 201 may represent the original characteristic curve of the drive transistor, the second curve 202 may represent the characteristic curve of the drive transistor after the characteristic drifts, and the third curve 203 may represent the characteristic curve after threshold compensation is performed on the drive transistor. It may be seen that the third curve 203 still cannot coincide with the first curve 201 even after the threshold compensation. In the full cut-off region, the first curve 201, the second curve 202 and the third curve 203 are highly coincided with each other. In this case, in a time period for a frame of display, the drive transistor 12 is controlled by the control module 15 to operate in a full cut-off region in a part of the time period (the cut-off stage), so that the drift on characteristics of the drive transistor 12 may be lowered, the compensation effect may be improved, thereby further lowering the display mura and artifact, and improving the display effect.
The signal on the third level signal line includes at least one pulse signal, the pulse signal includes a high level stage and a low level stage.
The high level stage is used for the cut-off signal and the low level stage is used for the reset signal, or the high level stage is used for the reset signal, and the low level stage is used for the cut-off signal.
The difference between the voltage value of the high level stage and the voltage value of the first level signal is greater than the negative value of the threshold voltage of the drive transistor, or the difference between the voltage value of the low level stage and the voltage value of the first level signal line is less than the negative value of the threshold voltage of the drive transistor.
FIG. 5 is another driving timing chart according to an embodiment of the present disclosure. Referring to FIG. 5, ss1, ss2, . . . and Ssn denote signals on the first row of scan lines, the second row of scan lines, . . . and the n-th row of scan lines, respectively; emit1, emit2, emitn denotes the first row of light-emitting signal lines, the second row of light-emitting signal lines, . . . , and the n-th row of light-emitting signal lines, respectively. Each row of pixel circuits can correspond to a row of scan lines and a row of light-emitting signal lines. It should be noted that the scan lines may be electrically connected to the output terminals of a scan driving circuit, i. e., a gate driving circuit (GOA), on the display panel. The GOA circuit may be located in the non-display region of the display panel, and may be located in one of sides or both sides of the display region of the display panel. The GOA circuit provides a scan signal on a scan line. After the charge is completed, the GOA circuit provides a scan signal on the next scan line, thereby achieving the charge of the scan lines in turn. The light-emitting signal lines may be electrically connected to the output terminals of the light-emitting signal driving circuit (EOA) on the display panel. The EOA circuit may be located in a non-display region of the display panel and may be located on one of sides or both sides of the display region of the display panel. The first scan line is a scan line corresponding to the pixel circuit, and the second scan line is previous to the first scan line. The first light-emitting signal line is a light-emitting signal line corresponding to the pixel circuit. The signal on the first scan line and the signal on the second scan line are both pulse signals, and the signal on the second scan line is previous to the signal on the first scan line. That is, the first scanning signal and the second scanning signal have the same amplitude and different stages.
The signal on the third level signal line further includes a cut-off voltage signal.
During the cut-off stage, the reset module is turned on, and the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor, the first light-emitting control module is turned on, and the first level signal on the first level signal line is written into the first electrode of the driver transistor.
It can be seen that during the turned-on state of the reset module, the cut-off voltage signal and the reset signal are in turn written into the gate electrode of the drive transistor.
FIG. 6 is another driving timing diagram according to an embodiment of the present disclosure. It can be seen that the reset stage is arranged before the light-emitting stage, and the cut-off stage SS0 is arranged after the light-emitting stage. In the cut-off stage, the first light-emitting control module and the second light-emitting control module are turned off and the reset module is turned on, and the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor. A time period SS for a frame of display includes a stage SS1 and a stage SS2, and the cut-off stage SS0 is located in the stage SS2.
Further, the cut-off stage SS0 of each row of the pixel circuits is located at the end of a time period SS for a frame of display, and the cut-off stage SS0 of each row of the pixel circuits is located after the light-emitting stage of the last row of the pixel circuits. It is not necessary to design a cut-off stage SS0 for each row of the pixel circuits.
In one embodiment, during the cut-off stage SS0, the light-emitting signal corresponding to the each row of the pixel circuits is at a high level, each of the first light-emitting control module and the second light-emitting control module is turned off, the reset module, the data write module and the threshold compensation module in each row of pixel circuits are all turned on, and the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor of each row of the pixel circuits. Thereby, all rows of pixel circuits operate in the cut-off stage SS0, so that the design of the driving timing is relatively simple.
FIG. 7 is a circuit diagram of another pixel circuit according to an embodiment of the present disclosure. Referring to FIG. 7, on the basis of the above embodiment, the data write module includes a first transistor M1, the threshold compensation module includes a second transistor M2, the reset module includes a third transistor M3, the first light-emitting control module includes a fourth transistor M4, the second light-emitting control module includes a fifth transistor M5, and the hold module includes a first capacitor Cst1.
A first electrode of the first transistor M1 is electrically connected to the data line dt, a second electrode of the first transistor M1 is electrically connected to a first electrode of the drive transistor M0, and a gate electrode of the first transistor M1 is electrically connected to the first scan line S1.
A first electrode of the second transistor M2 is electrically connected to a second electrode of the drive transistor M0, a second electrode of the second transistor M2 is electrically connected to the gate electrode of the drive transistor M0, and a gate electrode of the second transistor M2 is electrically connected to the first scan line S1.
A first electrode of the third transistor M3 is electrically connected to the third level signal line Vref3, a second electrode of the third transistor M3 is electrically connected to the gate electrode of the drive transistor M0, and a gate electrode of the third transistor M3 is electrically connected to the second scan line S2.
A first electrode of the fourth transistor M4 is electrically connected to the first level signal line PVDD, a second electrode of the fourth transistor M4 is electrically connected to the first electrode of the drive transistor M0, and a gate electrode of the fourth transistor M4 is electrically connected to the first light-emitting signal line Emit1.
A first electrode of the fifth transistor M5 is electrically connected to the second electrode of the drive transistor M0, a second electrode of the fifth transistor M5 is electrically connected to a first electrode of the light-emitting element 11, and a gate electrode of the fifth transistor M5 is electrically connected to the first light-emitting signal line Emit1.
A first electrode of the first capacitor Cst1 is electrically connected to the gate electrode of the drive transistor M0, a second electrode of the first capacitor Cst1 is electrically connected to the first electrode of the drive transistor M0.
In the cut-off stage, the third transistor M3 is turned on, the cut-off signal on the third level signal line Vref3 is written into the gate electrode of the drive transistor M0, and hence the drive transistor M0 operates in the full cut-off state.
In the reset stage, the third transistor M3 is turned on, the reset signal on the third level signal line Vref3 is written into the first electrode of the first capacitor Cst1, and hence the first capacitor Cst1 is reset.
In the data writing stage, the first transistor M1 and the second transistor M2 are turned on, and hence the first electrode of the first capacitor Cst1 stores a drive voltage associated with the threshold voltage of the drive transistor M0.
In the light-emitting stage, the fourth transistor M4 and the fifth transistor M5 are turned on, and hence the drive current generated by the drive transistor M0 is transmitted to the light-emitting element 11.
In the embodiment of the present disclosure, the first to fifth transistors are all P-type transistors, or the first to fifth transistors are all N-type transistors.
An embodiment of the present disclosure further provides a display panel. Referring to FIG. 8, FIG. 8 is a schematic structural diagram of a display panel according to an embodiment of the present disclosure. The display panel 80 includes a plurality of pixel circuits arranged in an array. The pixel circuits include a data write module, a drive transistor, a hold module and a light-emitting element.
The display panel 80 further includes:
A cut-off voltage generating module 81 for generating a cut-off voltage and transmitting the cut-off voltage to a gate electrode of the drive transistor, so that the control transistor operates in a full cut-off region.
The scan signal generating module 82 is configured to output the generated scan signal to the scan line to control the data write module to be turned on.
The data signal generating module 83 is configured to generate a data signal corresponding to the image signal and output the data signal to the data line, so that the data signal on the data line is written into the gate electrode of the drive transistor through the turned-on data write module, in order to control the drive transistor to supply a drive current to the light-emitting element so as to drive the light-emitting element to emit light.
The driving method of the pixel circuit according to any of the embodiments of the present disclosure may be applied to the above display panel 80.
An embodiment of the present disclosure further provides a display device. Referring to FIG. 9, FIG. 9 is a schematic structural diagram of a display device according to an embodiment of the present disclosure. The display device 90 includes the display panel 80 according to any of the embodiments of the present disclosure.
It should be noted that the embodiments of the present disclosure and the technical principles used therein are described as above. It should be appreciated that the disclosure is not limited to the particular embodiments described herein, and any apparent alterations, modification and substitutions can be made without departing from the scope of protection of the disclosure. Accordingly, while the disclosure is described in detail through the above embodiments, the disclosure is not limited to the above embodiments and can further include other additional embodiments without departing from the concept of the disclosure.

Claims (17)

What is claimed is:
1. A method for driving a pixel circuit, wherein
the pixel circuit comprises: a data write module, a drive transistor, a hold module and a light-emitting element, wherein the drive method comprises, in a time period for a frame of display:
a data writing stage wherein a data signal is written by the data write module into a gate electrode of the drive transistor;
a light-emitting stage wherein a voltage on the gate electrode of the drive transistor is held by the hold module, the drive transistor supplies a drive current to the light-emitting element, and the light-emitting element emits light in response to the drive current; and
a cut-off stage wherein the drive transistor operates in a full cut-off region;
wherein the pixel circuit further comprises a threshold compensation module, a reset module, a first light-emitting control module and a second light-emitting control module;
wherein a control terminal of the data write module is electrically connected with a first scan line, a first terminal of the data write module is electrically connected with a data line, and a second terminal of the data write module is electrically connected with a first electrode of the drive transistor;
wherein a control terminal of the threshold compensation module is electrically connected with the first scan line, a first terminal of the threshold compensation module is electrically connected with a second electrode of the drive transistor, and a second terminal of the threshold compensation module is electrically connected with the gate electrode of the drive transistor;
wherein a first terminal of the hold module is electrically connected with the gate electrode of the drive transistor, and a second terminal of the hold module is connected with a first level signal line;
wherein a control terminal of the first light-emitting control module is electrically connected with a first light-emitting signal line, a first terminal of the first light-emitting control module is electrically connected with the first level signal line, and a second terminal of the first light-emitting control module is electrically connected with the first electrode of the drive transistor;
wherein a control terminal of the second light-emitting control module is electrically connected with the first light-emitting signal line, a first terminal of the second light-emitting control module is electrically connected with the second electrode of the drive transistor, and a second terminal of the second light-emitting control module is electrically connected with a first electrode of the light-emitting element;
wherein a control terminal of the reset module is electrically connected with a second scan line, a first terminal of the reset module is electrically connected with a third level signal line, and a second terminal of the reset module is electrically connected with the gate electrode of the drive transistor;
wherein a second electrode of the light-emitting element is electrically connected with a second level signal line;
wherein the method further comprises a reset stage, wherein in the reset stage, the reset module is turned on so that a reset signal on the third level signal line is written into the gate electrode of the drive transistor;
wherein in the data writing stage, the reset module is turned off, and the data write module and the threshold compensation module are turned on, so that the voltage associated with the threshold voltage of the drive transistor is stored by the holding module; and
wherein in the light-emitting stage, the first light-emitting control module and the second light-emitting control module are turned on, so that the drive current generated by the drive transistor is transmitted to the light-emitting element.
2. The method for driving a pixel circuit as claimed in claim 1, wherein the drive transistor is one of an N-type transistor and a P-type transistor;
when the drive transistor is an N-type transistor, then in the cut-off stage, a voltage difference between the gate electrode and a source electrode of the drive transistor will be smaller than a negative value of the threshold voltage; or
when the drive transistor is a P-type transistor, then in the cut-off stage, the voltage difference between the gate electrode and the source electrode of the drive transistor will be larger than the negative value of the threshold voltage thereof.
3. The method for driving a pixel circuit as in claim 1,
wherein the cut-off stage is arranged before the light-emitting stage or after the light-emitting stage.
4. The method for driving a pixel circuit as claimed in claim 1,
wherein the proportion of the cut-off stage in a time period for a frame of display is greater than zero and less than or equal to 5%.
5. The method as claimed in claim 1,
wherein the signal on the third level signal line further comprises a cut-off voltage signal; and
wherein during the cut-off stage, the reset module is turned on, the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor, the first light-emitting control module is turned on, and the first level signal on the first level signal line is written into the first electrode of the driver transistor.
6. The method as claimed in claim 5, wherein
during the turned-on state of the reset module, the cut-off voltage signal and the reset signal are in turn written into the gate electrode of the drive transistor.
7. The method as claimed in claim 1,
wherein the reset stage is arranged before the light-emitting stage, and the cut-off stage is arranged after the light-emitting stage; and
wherein in the cut-off stage, the first light-emitting control module and the second light-emitting control module are turned off and the reset module is turned on, and the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor.
8. The method as claimed in claim 7, wherein
the cut-off stage of each row of the pixel circuits is located at the end of a time period for a frame of display, and the cut-off stage of each row of the pixel circuits is arranged after the light-emitting stage of the last row of the pixel circuits.
9. The method as claimed in claim 7, wherein
in the cut-off stage, each of the first light-emitting control module and the second light-emitting control module of each row of the pixel circuits is turned off, each of the reset module, the data write module and the threshold compensation module of each row of the pixel circuits is turned on, and the cut-off voltage signal on the third level signal line is written into the gate electrode of the drive transistor of each row of the pixel circuits.
10. The method as claimed in claim 1, wherein
the signal on the first scan line and the signal on the second scan line are both pulse signals, and the signal on the second scan line occurs before the signal on the first scan line occurs.
11. The method as claimed in claim 1, wherein
the signal on the third level signal line comprises at least one pulse signal, and the pulse signal comprises a high level stage and a low level stage, and
wherein the high level stage is used for one of the reset signal and the cut-off signal, and the low level stage is used for the other of the reset signal and the cut-off signal.
12. The method as claimed in claim 11, wherein
the difference between the voltage value of the high level stage and the voltage value of the first level signal is greater than the negative value of the threshold voltage of the drive transistor.
13. The method as claimed in claim 1, wherein, the data write module comprises a first transistor, the threshold compensation module comprises a second transistor, the reset module comprises a third transistor, the first light-emitting control module comprises a fourth transistor, the second light-emitting control module comprises a fifth transistor, and the hold module comprises a first capacitor;
wherein a first electrode of the first transistor is electrically connected with the data line, a second electrode of the first transistor is electrically connected with the first electrode of the drive transistor, and a gate electrode of the first transistor is electrically connected with the first scan line;
wherein a first electrode of the second transistor is electrically connected with the second electrode of the drive transistor, a second electrode of the second transistor is electrically connected with the gate electrode of the drive transistor, and a gate electrode of the second transistor is electrically connected with the first scan line;
wherein a first electrode of the third transistor is electrically connected with the third level signal line, a second electrode of the third transistor is electrically connected with the gate electrode of the drive transistor, and a gate electrode of the third transistor is electrically connected with the second scan line;
wherein a first electrode of the fourth transistor is electrically connected with the first level signal line, a second electrode of the fourth transistor is electrically connected with the first electrode of the drive transistor, a gate electrode of the fourth transistor is electrically connected with the first light-emitting signal line;
wherein a first electrode of the fifth transistor is electrically connected with the second electrode of the drive transistor, a second electrode of the fifth transistor is electrically connected with the first electrode of the light-emitting element, and a gate electrode of the fifth transistor is electrically connected with the first light-emitting signal line;
wherein a first electrode of the first capacitor is electrically connected with the gate electrode of the drive transistor, and a second electrode of the first capacitor is electrically connected with the first electrode of the drive transistor;
wherein the method further comprises:
in the cut-off stage, the third transistor is turned on, the cut-off signal on the third level signal line is written into the gate electrode of the drive transistor, and hence the drive transistor operates in the full cut-off state,
in the reset stage, the third transistor is turned on, the reset signal on the third level signal line is written into the first electrode of the first capacitor, and hence the first capacitor is reset,
in the data writing stage, the first transistor and the second transistor are turned on, and hence the first electrode of the first capacitor stores a drive voltage associated with the threshold voltage of the drive transistor, and
in the light-emitting stage, the fourth transistor and the fifth transistor are turned on, and hence the drive current generated by the drive transistor is transmitted to the light-emitting element.
14. The method as claimed in claim 13, wherein
each of the first transistor, the second transistor, the third transistor, the fourth transistor and the fifth transistor is one of a P-type transistor and a N-type transistor.
15. The method as claimed in claim 11, wherein
the difference between the voltage value of the low level stage and the voltage value of the first level signal line is less than the negative value of the threshold voltage of the drive transistor.
16. A display panel, comprising pixel circuits arranged in an array, wherein the pixel circuit comprises a data write module, a drive transistor, a hold module and a light-emitting element;
wherein the display panel further comprises:
a cut-off voltage generating circuit, configured to generate a cut-off voltage and transmit the cut-off voltage to a gate electrode of the drive transistor, so as to control the drive transistor to operate in a full cut-off region;
a scan signal generating circuit, configured to output the generated scan signal to a scan line to control the data write module to be turned on; and
a data signal generating circuit configured to generate a data signal corresponding to an image signal and output the data signal to a data line so that the data signal on the data line is written into the gate electrode of the drive transistor through the turned-on data write module, in order to control the drive transistor to supply a drive current to the light-emitting element for driving the light-emitting element to emit light;
wherein the pixel circuit further comprises a threshold compensation module, a reset module, a first light-emitting control module and a second light-emitting control module;
wherein a control terminal of the data write module is electrically connected with a first scan line, a first terminal of the data write module is electrically connected with a data line, and a second terminal of the data write module is electrically connected with a first electrode of the drive transistor;
wherein a control terminal of the threshold compensation module is electrically connected with the first scan line, a first terminal of the threshold compensation module is electrically connected with a second electrode of the drive transistor, and a second terminal of the threshold compensation module is electrically connected with the gate electrode of the drive transistor;
wherein a first terminal of the hold module is electrically connected with the gate electrode of the drive transistor, and a second terminal of the hold module is connected with a first level signal line;
wherein a control terminal of the first light-emitting control module is electrically connected with a first light-emitting signal line, a first terminal of the first light-emitting control module is electrically connected with the first level signal line, and a second terminal of the first light-emitting control module is electrically connected with the first electrode of the drive transistor;
wherein a control terminal of the second light-emitting control module is electrically connected with the first light-emitting signal line, a first terminal of the second light-emitting control module is electrically connected with the second electrode of the drive transistor, and a second terminal of the second light-emitting control module is electrically connected with a first electrode of the light-emitting element;
wherein a control terminal of the reset module is electrically connected with a second scan line, a first terminal of the reset module is electrically connected with a third level signal line, and a second terminal of the reset module is electrically connected with the gate electrode of the drive transistor; and
wherein a second electrode of the light-emitting element is electrically connected with a second level signal line.
17. A display device, comprising the display panel as claimed in claim 16.
US15/912,045 2017-09-30 2018-03-05 Method for driving a pixel circuit, display panel and display device Active 2038-04-22 US10600353B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201710937938 2017-09-30
CN201710937938.XA CN107481676B (en) 2017-09-30 2017-09-30 Pixel circuit driving method, display panel and display device
CN201710937938.X 2017-09-30

Publications (2)

Publication Number Publication Date
US20180197458A1 US20180197458A1 (en) 2018-07-12
US10600353B2 true US10600353B2 (en) 2020-03-24

Family

ID=60606252

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/912,045 Active 2038-04-22 US10600353B2 (en) 2017-09-30 2018-03-05 Method for driving a pixel circuit, display panel and display device

Country Status (2)

Country Link
US (1) US10600353B2 (en)
CN (1) CN107481676B (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108962138B (en) * 2018-04-04 2020-10-23 信利（惠州）智能显示有限公司 Driving method of pixel circuit
CN110264954A (en) * 2019-06-19 2019-09-20 京东方科技集团股份有限公司 A method of adjusting pixel circuit
CN110827759B (en) * 2019-11-19 2021-03-05 上海天马有机发光显示技术有限公司 Display panel and display device
CN111243487B (en) * 2020-03-18 2022-10-11 昆山国显光电有限公司 Display panel, driving method of display panel and display device
CN111445858B (en) 2020-04-20 2024-09-03 昆山国显光电有限公司 Pixel circuit and driving method thereof, and display device
US12073787B2 (en) * 2020-05-29 2024-08-27 Chengdu Boe Optoelectronics Technology Co., Ltd. Display panel
CN111508426B (en) * 2020-05-29 2022-04-15 京东方科技集团股份有限公司 Pixel circuit, driving method thereof and display panel
CN112037714A (en) * 2020-09-14 2020-12-04 京东方科技集团股份有限公司 A pixel circuit, a driving method thereof, a display panel and a display device
CN112562591A (en) * 2020-12-29 2021-03-26 湖北长江新型显示产业创新中心有限公司 Pixel circuit, driving method, light-emitting control circuit, display panel and device
CN114999395B (en) * 2022-06-30 2024-09-20 厦门天马显示科技有限公司 A pixel circuit, a driving method thereof and a display panel
CN118197199A (en) * 2022-12-12 2024-06-14 上海和辉光电股份有限公司 Pixel driving circuit, display panel and driving method of pixel driving circuit
CN118742945A (en) * 2023-01-19 2024-10-01 京东方科技集团股份有限公司 Pixel circuit, display panel and display device
CN116092430A (en) * 2023-03-20 2023-05-09 惠科股份有限公司 Pixel driving circuit, time sequence control method and display panel

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050017934A1 (en) * 2003-07-07 2005-01-27 Chung Ho-Kyoon Organic light emitting device pixel circuit and driving method therefor
US20080150844A1 (en) * 2006-12-20 2008-06-26 Sangmoo Choi Organic light emitting diode display
US20080150846A1 (en) * 2006-12-21 2008-06-26 Boyong Chung Organic light emitting display and driving method thereof
CN102349098A (en) 2009-12-09 2012-02-08 松下电器产业株式会社 Display device and control method thereof
US20120147060A1 (en) * 2010-12-10 2012-06-14 Jin-Tae Jeong Pixel, display device including the same, and driving method thereof
US20140070184A1 (en) * 2012-09-13 2014-03-13 Samsung Display Co., Ltd. Organic light emitting diode display
US20140340377A1 (en) * 2011-11-02 2014-11-20 Sharp Kabushiki Kaisha Color display device
US20150221256A1 (en) * 2008-07-14 2015-08-06 Sony Corporation Display device that switches light emission states multiple times during one field period
US20150287360A1 (en) * 2013-10-09 2015-10-08 Boe Technology Group Co., Ltd. Pixel circuit and driving method thereof, and thin film transistor backboard
US20160314746A1 (en) * 2015-04-24 2016-10-27 Everdisplay Optronics (Shanghai) Limited Pixel structure
US20160372037A1 (en) * 2015-06-16 2016-12-22 Samsung Display Co., Ltd. Pixel and organic light emitting display device using the same
US20170011687A1 (en) * 2015-07-09 2017-01-12 Shanghai Tianma AM-OLED Co., Ltd. Devices and methods for applying data voltage signal, display panels and display devices
US20170033171A1 (en) * 2015-07-28 2017-02-02 Samsung Display Co., Ltd. Organic light-emitting diode display
US20180226459A1 (en) * 2017-02-07 2018-08-09 Samsung Display Co., Ltd. Display device and manufacturing method thereof
US10192489B1 (en) * 2017-07-25 2019-01-29 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Pixel compensation circuit and display device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102622962A (en) * 2012-04-12 2012-08-01 四川虹视显示技术有限公司 Pixel circuit structure of active matrix-organic light-emitting diode (AMOLED)
CN106652903B (en) * 2017-03-03 2018-10-23 京东方科技集团股份有限公司 A kind of OLED pixel circuit and its driving method, display device

Patent Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1577453A (en) 2003-07-07 2005-02-09 三星Sdi株式会社 Organic light emitting device pixel circuit and driving method therefor
US20050017934A1 (en) * 2003-07-07 2005-01-27 Chung Ho-Kyoon Organic light emitting device pixel circuit and driving method therefor
US7414599B2 (en) * 2003-07-07 2008-08-19 Samsung Sdi Co., Ltd. Organic light emitting device pixel circuit and driving method therefor
US8018408B2 (en) * 2006-12-20 2011-09-13 Samsung Mobile Display Co., Ltd. Organic light emitting diode display
US20080150844A1 (en) * 2006-12-20 2008-06-26 Sangmoo Choi Organic light emitting diode display
US8237637B2 (en) * 2006-12-21 2012-08-07 Samsung Mobile Display Co., Ltd. Organic light emitting display and driving method thereof
US20080150846A1 (en) * 2006-12-21 2008-06-26 Boyong Chung Organic light emitting display and driving method thereof
US20160217742A1 (en) * 2008-07-14 2016-07-28 Sony Corporation Display device that switches light emission states multiple times during one field period
US20150221256A1 (en) * 2008-07-14 2015-08-06 Sony Corporation Display device that switches light emission states multiple times during one field period
US9659529B2 (en) * 2008-07-14 2017-05-23 Sony Corporation Display device that switches light emission states multiple times during one field period
US9330602B2 (en) * 2008-07-14 2016-05-03 Sony Corporation Display device that switches light emission states multiple times during one field period
CN102349098A (en) 2009-12-09 2012-02-08 松下电器产业株式会社 Display device and control method thereof
US20120147060A1 (en) * 2010-12-10 2012-06-14 Jin-Tae Jeong Pixel, display device including the same, and driving method thereof
US8994619B2 (en) * 2010-12-10 2015-03-31 Samsung Display Co., Ltd. Oled pixel configuration for compensating a threshold variation in the driving transistor, display device including the same, and driving method thereof
US9734762B2 (en) * 2011-11-02 2017-08-15 Sharp Kabushiki Kaisha Color display device with pixel circuits including two capacitors
US20140340377A1 (en) * 2011-11-02 2014-11-20 Sharp Kabushiki Kaisha Color display device
US9224972B2 (en) * 2012-09-13 2015-12-29 Samsung Display Co., Ltd. Organic light emitting diode display having dual gate thin film transistors
US20140070184A1 (en) * 2012-09-13 2014-03-13 Samsung Display Co., Ltd. Organic light emitting diode display
US20150287360A1 (en) * 2013-10-09 2015-10-08 Boe Technology Group Co., Ltd. Pixel circuit and driving method thereof, and thin film transistor backboard
US9489894B2 (en) * 2013-10-09 2016-11-08 Boe Technology Group Co., Ltd. Pixel circuit and driving method thereof, and thin film transistor backboard
US10026361B2 (en) * 2015-04-24 2018-07-17 EverDisplay Optronics (Shanghai) Ltd. Pixel structure
US20160314746A1 (en) * 2015-04-24 2016-10-27 Everdisplay Optronics (Shanghai) Limited Pixel structure
US9972242B2 (en) * 2015-06-16 2018-05-15 Samsung Display Co., Ltd. Pixel and organic light emitting display device using the same
US20160372037A1 (en) * 2015-06-16 2016-12-22 Samsung Display Co., Ltd. Pixel and organic light emitting display device using the same
US9922599B2 (en) * 2015-07-09 2018-03-20 Shanghai Tianma AM-OLED Co., Ltd. Devices and methods for applying data voltage signal, display panels and display devices
US20170011687A1 (en) * 2015-07-09 2017-01-12 Shanghai Tianma AM-OLED Co., Ltd. Devices and methods for applying data voltage signal, display panels and display devices
US20170033171A1 (en) * 2015-07-28 2017-02-02 Samsung Display Co., Ltd. Organic light-emitting diode display
US9748321B2 (en) * 2015-07-28 2017-08-29 Samsung Display Co., Ltd. Organic light-emitting diode display
US20180226459A1 (en) * 2017-02-07 2018-08-09 Samsung Display Co., Ltd. Display device and manufacturing method thereof
US10192489B1 (en) * 2017-07-25 2019-01-29 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Pixel compensation circuit and display device
US20190035332A1 (en) * 2017-07-25 2019-01-31 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Pixel compensation circuit and display device

Also Published As

Publication number Publication date
CN107481676B (en) 2020-09-08
US20180197458A1 (en) 2018-07-12
CN107481676A (en) 2017-12-15

Similar Documents

Publication Publication Date Title
US10600353B2 (en) Method for driving a pixel circuit, display panel and display device
US10733939B2 (en) Pixel circuit, display panel and drive method for a pixel circuit
RU2740162C1 (en) Shift register unit, gate drive circuit and display device
US9466242B2 (en) Pixel circuit for organic light emitting diode, driving method for pixel circuit and active matrix organic light emitting diode display device
US10872566B2 (en) OLED pixel circuit, driving method for the OLED pixel circuit and display device
US20220028338A1 (en) Pixel circuit and driving method therefor and display panel
US20240071289A1 (en) Pixel circuit and driving method thereof, display panel and display device
US10657888B2 (en) Driving method for pixel driving circuit, display panel and display device
US9847062B2 (en) Scan driver and organic light-emitting display using same
US20160035276A1 (en) Oled pixel circuit, driving method of the same, and display device
US11900873B2 (en) Display panels, methods of driving the same, and display devices
US10115348B2 (en) Pixel circuit, driving method thereof and organic electroluminescent display panel
US20190355305A1 (en) Pixel circuit, driving method, display panel and display device
CN103946912B (en) Display device and control method thereof
US11967288B2 (en) Backlight driving circuit and liquid crystal display device
US11798461B2 (en) Pixel circuit and driving method thereof
CN114078430A (en) Pixel circuit and display panel
US10916193B2 (en) Pixel driving circuit, display device, and driving method
EP3208794B1 (en) Driver device, driving method, and display device
US10140922B2 (en) Pixel driving circuit and driving method thereof and display device
US20210118367A1 (en) Pixel circuit and driving method thereof
US10553159B2 (en) Pixel circuit, display panel and display device
KR20170042721A (en) Amoled drive apparatus and drive dethod
CN102280085B (en) Pixel driving circuit, pixel driving method, and light-emitting display
US11315515B2 (en) GOA circuit, display panel, and electronic device

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: SHANGHAI TIANMA AM-OLED CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XI, KERUI;CUI, TINGTING;LIN, BAIQUAN;AND OTHERS;REEL/FRAME:045395/0881

Effective date: 20180123

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: WUHAN TIANMA MICROELECTRONICS CO., LTD. SHANGHAI BRANCH, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHANGHAI TIANMA AM-OLED CO.,LTD.;REEL/FRAME:059498/0307

Effective date: 20220301

Owner name: WUHAN TIANMA MICRO-ELECTRONICS CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHANGHAI TIANMA AM-OLED CO.,LTD.;REEL/FRAME:059498/0307

Effective date: 20220301

Owner name: WUHAN TIANMA MICRO-ELECTRONICS CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNOR'S INTEREST;ASSIGNOR:SHANGHAI TIANMA AM-OLED CO.,LTD.;REEL/FRAME:059498/0307

Effective date: 20220301

Owner name: WUHAN TIANMA MICROELECTRONICS CO., LTD. SHANGHAI BRANCH, CHINA

Free format text: ASSIGNMENT OF ASSIGNOR'S INTEREST;ASSIGNOR:SHANGHAI TIANMA AM-OLED CO.,LTD.;REEL/FRAME:059498/0307

Effective date: 20220301

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4