US10564191B2 - Test tool for power distribution networks - Google Patents
Test tool for power distribution networks Download PDFInfo
- Publication number
- US10564191B2 US10564191B2 US15/721,151 US201715721151A US10564191B2 US 10564191 B2 US10564191 B2 US 10564191B2 US 201715721151 A US201715721151 A US 201715721151A US 10564191 B2 US10564191 B2 US 10564191B2
- Authority
- US
- United States
- Prior art keywords
- waveform
- inductor
- power converter
- current
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
- G01R19/2513—Arrangements for monitoring electric power systems, e.g. power lines or loads; Logging
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R13/00—Arrangements for displaying electric variables or waveforms
- G01R13/20—Cathode-ray oscilloscopes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/0092—Arrangements for measuring currents or voltages or for indicating presence or sign thereof measuring current only
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
- G01R19/2506—Arrangements for conditioning or analysing measured signals, e.g. for indicating peak values ; Details concerning sampling, digitizing or waveform capturing
- G01R19/2509—Details concerning sampling, digitizing or waveform capturing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/08—Locating faults in cables, transmission lines, or networks
- G01R31/081—Locating faults in cables, transmission lines, or networks according to type of conductors
- G01R31/086—Locating faults in cables, transmission lines, or networks according to type of conductors in power transmission or distribution networks, i.e. with interconnected conductors
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/40—Testing power supplies
Definitions
- the present disclosure relates to systems and methods for testing, validating, and debugging power distribution networks.
- a power distribution network may include, but is not limited to, an alternating current (AC) and/or direct current (DC) power supply to produce electric energy, supply rails to distribute the power from the power supply to one or more electrical components (the load point(s)) within the device/system, bypass capacitors to dampen or eliminate transient noise, hold-up converters to provide clean power in the event of temporary power spikes or drop-offs, and/or control circuitry to help maintain power integrity within the system.
- PDNs that are sub-optimally or improperly designed may have a significant impact on system operation and performance.
- components of an electronic device may be damaged and cease to operate properly due to a faulty PDN design.
- an improper or suboptimal design may result in excess transient noise, current imbalance, transfer function errors, and/or undesired impedance levels.
- power engineers In order to validate and improve PDN designs, power engineers typically perform a set of tests on a prototype device in which the PDN is integrated. For example, a power engineer may run a first set of tests to detect transient noises, a second set of tests to determine impedance levels within the device, and a third set of tests to validate the power block transfer functions.
- each separate test involves different instrumentation, test setup, connections/probing and test methodology.
- the power engineer may connect an oscilloscope and transient source to a device under test (DUT) to analyze the transient response to a step-current load.
- DUT device under test
- the power engineer may then move on to test the output impedance of the DUT by removing the probes and disconnecting the test equipment, connecting a dedicated impedance analyzer or vector network analyzer to the DUT, calibrating the impedance analyzer or vector network analyzer, and running a set of impedance tests on the DUT using the test equipment.
- a similar process may be performed for other tests, with the power engineer changing connections and test methodologies for each separate task.
- frequency-domain based data acquisition tools such as frequency response analyzers and vector network analyzers, are typically limited to testing linear circuits or linearized testing of nonlinear circuits. Further these frequency-domain based tools typically have a relatively high low end cutoff frequency, which restricts their ability to be used for analyzing baseband and other low-frequency signals.
- time-domain based data acquisition tools generally require less calibration to operate than frequency-domain based tools and can measure non-linear responses.
- these tools often have limitations of their own.
- traditional oscilloscopes have a much more limited range in accuracy and dynamic range than frequency response analyzers.
- many oscilloscopes are limited to four or fewer analog channels, which restricts the types of testing these devices are able to perform.
- Some power engineers attempt to address the deficiencies of traditional oscilloscopes by using a custom hardware chip as an interface between each channel of the oscilloscope and the DUT. However, not all power engineers have the time, expertise, or resources to develop such custom hardware.
- FIG. 1A illustrates a simplified block schematic of a non-isolated buck converter and a set of corresponding waveforms, in accordance with one or more embodiments
- FIG. 1B illustrates a simplified block schematic of a non-isolated boost converter and a set of corresponding waveforms, in accordance with one or more embodiments
- FIG. 1C illustrates a simplified block schematic of a non-isolated buck-boost converter and a set of corresponding waveforms, in accordance with one or more embodiments
- FIG. 2 illustrates a simplified block diagram of a power conversion circuit, in accordance with one or more embodiments
- FIG. 3 illustrates an example universal PDN test system architecture, in accordance with one or more embodiments
- FIG. 4 illustrates example probing locations for measuring inductor current, in accordance with one or more embodiments
- FIG. 5 illustrates an example digital processing filter for extracting inductor voltage, inductor current, and output current based on provided input and output voltage measurements, in accordance with one or more embodiments
- FIG. 6 illustrates an example digital processing filter for extracting inductor voltage, inductor current, and output current based on measured input and output voltages, in accordance with one or more embodiments
- FIG. 7 illustrates an example waveform processor, in accordance with one or more embodiments
- FIG. 8 illustrates an example composite processor for extracting an inductor baseline current, in accordance with one or more embodiments
- FIG. 9 depicts an example processing web for extracting inductor voltage, inductor current, and output current, in accordance with one or more embodiments.
- FIG. 10 shows a block diagram that illustrates a computer system in accordance with one or more embodiments.
- Example performance parameters include, but are not limited to: (a) the current through an inductor in a power conversion; (b) the output current of one or more phases of the power conversion circuit; and (c) output voltages of one or more phases of the power conversion circuit.
- the methodologies and systems allow the performance parameters to be captured using the same instrumentation and connection schemes, without adding complex circuitry to a device-under-test (DUT). Thus, the cost and complexity of testing, validating, and debugging PDNs may be reduced.
- Power conversion circuits are ubiquitous in electronic systems. For example, some power conversion circuits convert AC line voltage to 48 V or 12 V DC for system-wide distribution. As another example, large and small DC-DC converters feed individual integrated circuits or clusters of loads. In yet another example, low-current analog regulators feed sensitive analog circuits.
- the electrical characterization of power converter circuits may involve testing, validating, and debugging various performance metrics.
- Example power conversion circuits and performance metrics are provided herein. However, the examples are provided for purposes of illustration and are not intended to be limiting.
- the techniques for testing, validating, and debugging performance metrics are generally applicable to single and multi-phase power conversion circuits, such as linear and switch-mode regulators, the design of which may vary from system to system.
- the performance metrics that are tested for a given power conversion circuit may also vary from implementation to implementation.
- FIGS. 1A-1C illustrate schematics for different active voltage regulators and corresponding waveforms. As previously noted, these examples are provided to facilitate understanding and are not intended to be limiting. The test systems and methodologies may be applied to other active circuits in a PDN.
- FIG. 1A illustrates a simplified block schematic of non-isolated buck converter 100 .
- Non-isolated buck converter 100 comprises pulse-width modulator (PWM) 102 , switch 104 , switch 106 , inductor 108 , capacitor 110 , load resistor 112 , and error compensation network 114 .
- PWM pulse-width modulator
- the input voltage to non-isolate buck converter 100 is denoted V in
- the voltage across switch 106 is denoted V sw
- the output voltage is denoted V out .
- Waveform diagram 116 illustrates example waveforms for non-isolated buck converter 100 . as follows:
- FIG. 1B illustrates a simplified block schematic of non-isolated boost converter 120 .
- Non-isolated boost converter 120 comprises PWM 122 , inductor 124 , switch 126 , diode 128 , capacitor 130 , load resistor 132 , and error compensation network 134 .
- Waveform diagram 136 illustrates example waveforms for non-isolated boost converter 120 as follows:
- FIG. 1C illustrates a simplified block schematic of non-isolated buck-boost converter 140 .
- Non-isolated buck-boost converter 140 comprises PWM 142 , switch 144 , inductor 146 , diode 148 , capacitor 150 , load resistor 152 , and error compensation network 154 .
- Waveform diagram 156 illustrates example waveforms for non-isolated buck-boost converter 140 as follows:
- FIG. 2 illustrates a simplified block diagram of power conversion circuit 200 .
- the power conversion circuit comprises modulator 202 , output filter 204 , compensation network 206 , and error amplifier 208 .
- the power converter provides power to one or more other circuits with a resistance represented by load 210 .
- Compensation network 206 monitors V out deviations relative to a target (or reference) voltage V ref .
- Compensation network 206 provides an error signal to error amplifier 208 , which amplifies and sends the error to modulator 202 .
- modulator 202 performs one or more actions to minimize or eliminate the error. For example, modulator 202 may adjust the duty-cycle, peak current, and/or switching frequency provided to output filter 204 . By minimizing the error, the output voltage V out that is provided to load 210 may be stabilized.
- performance metrics may be useful. These performance parameters may include, but are not limited to:
- the input and output currents of a power conversion circuit may be determined from the inductor current.
- determining the inductor current is a useful performance parameter to capture.
- tracking the currents in the individual phases in a multi-phase converter is also a useful metric to validate and debug the stability of the current-sharing loop.
- Inductor current may also be determined, indirectly, without adding losses, by leveraging the fact that inductors exhibit series resistance, which creates a one-pole exponential response for the inductor current for a constant voltage excitation.
- the time constant of the exponential change is L/R L where L is the value of the inductor and R L is the resistance of the inductor.
- the voltage across the C S capacitor is equal to the voltage across R L .
- the current through the inductor may be determined.
- This saw-tooth current waveform may exhibit high-frequency parasitic ringing near the switching edges.
- blanking periods may be used to mask out a small percentage of the switching period near the rising and falling edges of the switch-node waveform.
- the DC average of the inductor current is the load current, and the AC portion closes through the output capacitor bank.
- the current closing through the input source and input capacitors is the ON portion of the inductor current.
- the voltage drops across switches may be measured.
- FETs field effect transistors
- the voltage across the ON resistance of bottom-side switch 106 may be measured.
- the inductor current may be measured.
- the voltage drop across the ON resistance of the top-side switch 104 (which may also be a FET) may also be measured, though this approach may be more difficult due to the large common-mode voltage associated with the switch.
- the accuracy of measured current across the loss resistance of components depends on the accuracy of voltage measurement and accuracy of the estimate of loss resistance, which has not only unit-to-unit variations, but also temperature dependence and aging.
- the input or output currents may be measured either with the system's own (random or unknown) excitation or with a user-generated load-current stimulus.
- the latter approach is useful when the current measurement is done in all of the phases in a multi-phase regulator with transient load currents.
- Voltage metrics are also useful for validating and debugging PDN.
- the stability of a voltage feedback loop is critical to the correct functioning of most power converters.
- One approach to capture voltage metrics is to analyze the phase and gain margins of the open-loop gain curve in the frequency domain.
- a linearized model may be applied to each block to calculate the overall loop gain around the closed feedback loop.
- G M the gain of modulator 202
- G F the gain of output filter 204
- G C the gain of compensation network 206
- G EA the gain of error amplifier 208
- the constituents of the loop-gain product may be frequency-dependent complex numbers.
- Two input variables may affect the output voltage including: (a) drift and/or transients in the input voltage and (b) drift and/or transients in the load current.
- the effect of input voltage variation may be described with a ⁇ V out / ⁇ V in voltage transfer function and the effect of load current variation may be described through a ⁇ V out / ⁇ I load impedance.
- the transfer and impedance functions may be determined as follows:
- the gain of individual blocks may be tested and validated.
- loop stability may be computed based on the total G loop function. Therefore, validating each test block individually may not be necessary depending on the particular application.
- One approach to measure the loop gain is to inject a small swept-frequency test signal into the feedback loop at a point where in one direction the impedance is much lower than the injection impedance and in the other direction is much higher.
- the complex ratio of the voltages at the two terminals of the injection equals G loop .
- the location for this point may be found where the output voltage divider is connected to the converter output.
- this approach relies on a dedicated frequency response analyzer with an output and two high-impedance inputs.
- a universal PDN test tool may instead be used to measure voltage loop gain without the need for separate test equipment and connection setup.
- Transient response may be measured through time-domain tests where the output of the converter is excited with a given step current, and the output-voltage response is monitored with an oscilloscope. The magnitude, initial, and final values of the current step and the transition time may be changed to map out potential non-linear behaviors.
- one challenge is to limit the inductances connecting the transient current source to the DUT.
- the performance tools and tests described further herein may limit or compensate for inductances in these cases.
- Output and input impedances represent small-signal frequency-domain views of the DUT, though the AC excitation level may be set to any small or large value.
- Output impedance is a useful metric for target-impedance based PDN designs. Output impedance may be measured at different DC load currents and at different AC current magnitudes. Input impedance may be useful to determine as the real part is negative, potentially creating instabilities. Measuring input impedance may be challenging because the feeding impedance is generally low and the feed impedance is parallel to the injected test signal.
- the input-to-output transfer function also referred to as the PSRR, may be measured by external voltage excitation applied to the input voltage and measuring the ratio. This parameter is a useful metric for low-noise regulators, where noise transmitted from the input side is to be minimized.
- the reverse function, output-to-input transfer function may be of less use, because on the input side of voltage regulators, larger noise may be acceptable.
- the output may be excited with an external source with a transient or swept-frequency sine waveform. During the excitation, the transfer function may be determined by measuring the complex ratio of V in /V out .
- a universal PDN test tool may be configured to capture one or more of the above performance parameters.
- the universal PDN test tool may capture any combination of the above parameters using the same instrumentation and without changing the connection scheme.
- One or more of the performance parameters may be determined based on post-processing of the collected data, as described further herein.
- FIG. 3 illustrates an example universal PDN test system architecture, in accordance with one or more embodiments.
- System architecture 300 generally comprises AWG 310 , multi-channel monitoring apparatus 320 , and post-processing and control logic 330 .
- Components of test system 300 may be implemented as part of the same device or on separate devices.
- post-processing and control logic 330 may be configured to execute on a multi-channel monitoring device, such as an oscilloscope comprising one or more hardware processors. By integrating each of these components onto a single device, the amount of equipment involved in testing the electrical performance of DUT 340 may be minimized to a single piece of instrumentation.
- post-processing and control logic 330 may execute on a computing device that is external to and communicatively coupled to the multi-channel monitoring device.
- AWG 310 includes hardware logic or a combination of hardware and software logic used to generate and output any arbitrarily defined electrical waveform(s) over one or more channels. Each output channel in AWG 310 is electrically coupled during testing to a corresponding external excitation point of DUT 340 .
- the electrical waveforms are injected by AWG 310 into DUT 340 through the corresponding external excitation point.
- the waveforms may comprise sine waves, square waves, test impulses, transient inputs, or any other arbitrary waveform. Further, the waveforms may correspond to a current source or a voltage source. This allows AWG 310 to inject a large range of signals into the device by varying the current and/or voltage waveforms at one or more excitation points.
- AWG 310 includes one or more components for varying the power of a signal injected into DUT 340 without distorting the waveform.
- AWG 310 may include an attenuator that reduces the power of a signal provided to one or more external excitation points.
- AWG 310 may include an amplifier to increase the power of the signal at the one or more external excitation points.
- AWG 310 may also include additional current-boost circuits.
- AWG 310 includes one or more components for modulating the output waveform provided to DUT 340 along one or more channels.
- the components may include, but are not limited to a set of one or more voltage-controlled oscillators that control the frequency and/or phase of the output waveform.
- AWG 310 may comprise a first voltage-controlled oscillator that adjusts the frequency of a signal on a first channel in response to a first control voltage and a second voltage-controlled oscillator that adjusts the phase of the signal in response to a second control voltage. Additional voltage controlled oscillators may be used to control other channels between AWG 310 and DUT 340 , if any. Thus, the phase and frequency of the signal injected into each external excitation point may be individually controlled.
- AWG 310 may generate and inject waveforms into DUT 340 on a continuous or single-shot basis, depending on the particular configuration. If generating waveforms on a continuous basis, AWG 310 may be configured to inject the waveforms for: (a) a set amount of time, (b) indefinitely until an external trigger is received, or (c) DUT 340 is disconnected. Further, AWG 310 may be configured to sweep through different waveforms, such as by varying the phase, frequency, amplitude and/or shape of the waveform over predefined time intervals.
- Multi-channel monitoring apparatus 320 includes hardware logic or a combination of hardware and software logic for capturing time-domain measurements over a plurality of channels.
- Each input channel is configured to be electrically coupled during the testing process to a corresponding test point within DUT 340 .
- an input channel may be electronically coupled through a voltage and/or current probe.
- the waveforms that are monitored at a given test point may correspond to time-domain measurements of current, voltage, and/or other electrical properties, such that changes in these properties at the corresponding test point over time may be captured.
- multi-channel monitoring device 320 is a high resolution multi-channel oscilloscope or subcomponent therein that is configured to capture time-domain measurements from three or more channels.
- a high resolution oscilloscope in this context refers to an oscilloscope having a resolution of at least twelve bits. High resolution oscilloscopes are able to capture a much wider range of frequencies over an input channel with much greater accuracy than a traditional 8-bit oscilloscope. For instance, a twelve-bit oscilloscope may be able to provide an additional 20 decibel spectral range while capturing signal details that would be missed by an eight-bit oscilloscope. The additional range and accuracy allow for a combination of time-domain and/or frequency-domain based validation tasks that are unavailable on traditional single-channel, eight-bit oscilloscope.
- Post-processing and control logic 330 comprises software logic, hardware logic, or some combination thereof for initializing and controlling operation of AWG 310 and multi-channel monitoring apparatus 320 .
- post-processing and control logic 330 may initialize and control the timing, amplitude, phase, frequency and/or other characteristics of a waveform that is injected into DUT 340 .
- control logic 330 may provide signals to one or more voltage controlled oscillators within AWG 310 such that the frequency and/or phase of a generated waveform may be controlled.
- control logic 330 may provide control signals to an attenuator and/or amplifier within AWG 310 to adjust the amplitude of a generated waveform.
- Post-processing and control logic 330 may also cause AWG 310 to sweep through signals having different frequencies, phases, amplitudes, and/or shapes at predefined timing intervals or in response to a sweep trigger.
- post-processing and control logic 330 may initialize or otherwise define the parameters controlling how time-domain measurements (the “test data”) are captured. For example, post-processing and control logic 330 may initialize voltage scales and the sweep parameters within a multi-channel oscilloscope. Other parameters may control how captured time-series data is displayed on the oscilloscope, such as the vertical and/or horizontal position of a displayed waveform,
- post-processing and control logic 330 is configured to extract a set of performance parameters as described in further detail below.
- post-processing and control logic 330 may simulate various scenarios by adjusting the excitation signals provided to DUT 340 over one or more channels.
- post-processing and control logic 330 may cause AWG 310 to step the current and/or voltage up and/or down at varying intervals, inject current and/or voltage transients into the excitation points, and vary the excitation points where external signals are injected.
- Post-processing and control logic 330 may then aggregate the test data captured by multi-channel monitoring apparatus 320 and evaluate the test data to generate a set of results for the validation tasks. These results may be stored in volatile and/or non-volatile storage and displayed to an end user, such as on the monitor of an oscilloscope or some other computing device.
- DUT 340 may be any electronic device for which the electrical performance is to be evaluated by test system 300 .
- DUT 340 may comprise a linear circuit and/or a non-linear circuit that is tested by test system 300 .
- a “linear circuit” in this context refers to a circuit in which the output voltage is directly proportional to the input voltage.
- the output voltage of the circuit is not directly proportional to the input voltage of the circuit.
- Example components that may introduce nonlinearity into a circuit may include, but is not limited to, transistors, such as metal-oxide-semiconductor field-effect transistors (MOSFETs) and bipolar junction transistors (BJTs), diodes, and transformers.
- MOSFETs metal-oxide-semiconductor field-effect transistors
- BJTs bipolar junction transistors
- Example circuits that may be nonlinear may include, but is not limited to, integrated circuits comprising MOSFETs, rectifiers, and some multi-phase power converters.
- test system 300 may more effectively evaluate the nonlinear performance of an electrical circuit as the response may be more easily analyzed as a function of time.
- AWG 310 may be disabled or omitted from test system 300 .
- test system 300 may be used to monitor the normal operation of DUT 340 without any external signals injected into the external excitation points. This configuration may be sufficient to validate the performance of DUT 340 in a normal operating environment.
- the inclusion of AWG 310 allows for the simulation and injection of signals that might occur in scenarios that are relatively uncommon and hard to capture during normal operations of a device.
- the test points in DUT 340 may include, but are not limited to, switch node(s) output voltage(s) and input voltage(s). With a predefined stimulus and some basic parameters of a regulator circuit, the voltages at the test points may be leveraged to provide a description of any combination of the performance parameters previously described. For example, if the inductance and resistance of the output inductor is known, then the inductor current may be back-calculated from the voltages at the switch node and the output, as described further below. By determining the inductor current waveform and by identifying the ON and OFF times of the switching waveforms, other validation parameters, such as output current, may also be determined.
- FIG. 4 illustrates example probing locations for measuring inductor current, in accordance with one or more embodiments.
- Probe location 402 falls between switch 104 and switch 106 in a non-isolated buck converter.
- a probe from multi-channel monitoring device 320 may be placed at probe location 402 to measure the switch voltage V sw .
- probes from multi-channel monitoring device 320 may be placed at probe locations 404 and/or 406 .
- Probe location 406 is positioned in the series RC component that is parallel to inductor 108 .
- the RC component comprises resistor 408 and capacitor 410 .
- a probe may be coupled to probe location 404 to measure V cs , which is the voltage across capacitor 410 .
- Another probe may be coupled to probe location 406 to measure V out .
- test system 300 performs a set of one or more validation tests to evaluate the electrical performance of DUT 340 .
- the validation tests may measure, compute, or otherwise extract any combination of the aforementioned performance parameters.
- Example techniques for computing performance parameters, including inductor current, output current, and inductor voltage, are described in the subsections below.
- the set of validation tests includes a test to measure or otherwise extract the inductor current.
- a test to measure or otherwise extract the inductor current may instead be determined from measurements of switch node voltage V sw and the output voltage V out .
- the measured voltage V cs may be used to correlate the switch node voltage and output voltage measurements.
- inductor current I L may be determined through processing. With consideration of the voltage across the inductor, inductor current may be computed as follows:
- V L is the difference between V out and V sw .
- V out is relatively constant, a relatively large vertical gain may be applied to the monitoring channel measuring this performance parameter.
- V sw encompasses the full swing at the switch node, swinging nominally between ground and V in , in this case a low vertical gain may be applied to the monitoring channel measuring this performance parameter.
- a low voltage per division (VDIV) setting may be applied to a channel.
- VDIV voltage per division
- the inductor current may be processed digitally, such as through a digital filter for processing sampled waveforms.
- the approximation of the derivative may be determined. The approximation allows conversion from the Laplace transform to the z transform as follows:
- T is the sample period is 1/Fs, where Fs is the sample rate.
- inductor current may be determined via digital sampling as follows:
- I L ⁇ [ k ] T L + R L ⁇ T ⁇ V L ⁇ [ k ] + L L + R L ⁇ T ⁇ z - 1 ⁇ I L ⁇ [ k - 1 ] ( 7 )
- the transfer function that produces the inductor current from the inductor voltage may be written as:
- ⁇ ⁇ L >> R L ⁇ T ⁇ : H L ⁇ ( z ) ⁇ T L ⁇ 1 1 - z - 1 ⁇ ⁇ which ⁇ ⁇ means ⁇ ⁇ that ⁇ : ( 9 ) I L ⁇ ( t ) ⁇ 1 L ⁇ ⁇ V L ⁇ ( t ) ⁇ dt ( 10 )
- the gain may be taken outside of the filter computation, resulting in a new transfer function as follows:
- H L ⁇ ( z ) 1 R L ⁇ R L ⁇ T L + R L ⁇ T ⁇ 1 1 - L L + R L ⁇ T ⁇ z - 1 ( 12 ) and a new difference equation:
- R L ⁇ I L ⁇ [ k ] R L ⁇ T L + R L ⁇ T ⁇ V L ⁇ [ k ] + L L + R L ⁇ T ⁇ I L ⁇ [ k - 1 ] ( 13 )
- Poles of the transfer function are useful for determining whether the system is stable and how well the system performs. Poles that are close to unity may be problematic in filtering in that that may result in high precision and long filter startup times.
- the time constant for this system is given by:
- I out ⁇ ( s ) I L ⁇ ( s ) - C ⁇ s ⁇ V out ⁇ ( s ) ( 17 )
- I out ⁇ ( z ) I L ⁇ ( z ) - C T ⁇ ( 1 - z - 1 ) ⁇ V out ⁇ ( s ) ( 18 )
- I out ⁇ [ k ] I L ⁇ [ k ] - C T ⁇ ( V out ⁇ [ k ] - V out ⁇ [ k - 1 ] ) ( 19 )
- V sw and V out the measurements of both the inductor current I L and the output current I out may be determined.
- post-processing and control logic 330 comprises one or more digital processing filters to compute I L and I out based on the sampled measurements of V sw and V out .
- the digital processing filter may be applied via one or more digital signal processors, such as waveform processors as described further below, and/or through post-processing software.
- FIG. 5 illustrates example digital processing filter 500 for extracting inductor voltage, inductor current, and output current based on provided input and output voltage measurements, in accordance with one or more embodiments.
- Digital processing filter 500 comprises inverter 502 which inverts the provided signal V out .
- Adder 504 receives the inverted signal from inverter 502 and adds the inverted signal to the provided signal V in .
- V out and V in may be measured by multi-channel monitoring apparatus 320 .
- the output of adder 504 is V L , which corresponds to the voltage across the inductor.
- the output of adder 504 is provided to multiplier 506 , which multiples the signal with
- Inductor current may then be computed with reference to adder 508 , transform block 510 , and multiplier 512 .
- Adder 508 adds the output of multiplier 506 and 512 .
- transform block 510 performs the inverse z transform of the output signal received from adder 508 , and multiplier 512 multiplies this signal with
- adder 514 sums the inductor current with the output of inverter 502 and the feedback loop comprising transform block 516 and inverter 518 .
- Multiplier 520 then multiplies the output of adder 514 by
- Parasitic parameter A may be defined as follows:
- I out ⁇ [ k ] I L ⁇ [ k ] ⁇ C ⁇ A ⁇ 2 ⁇ L C + R C ⁇ T T 2 ⁇ I L ⁇ [ k - 1 ] + L C ⁇ C T 2 ⁇ A ⁇ I L ⁇ [ k - 2 ] ⁇ ⁇ ... + C ⁇ A ⁇ 2 ⁇ L C + R C ⁇ T T 2 ⁇ I out ⁇ [ k - 1 ] + - L C ⁇ C T 2 ⁇ A ⁇ I out ⁇ [ k - 2 ] + ... + - C T ⁇ A ⁇ V out ⁇ [ k ] + C T ⁇ A ⁇ V out ⁇ [ k - 1 ] ( 22 )
- FIG. 6 illustrates example digital processing filter 600 for extracting inductor voltage, inductor current, and output current based on measured input and output voltages.
- Digital processing filter 600 is an alternative arrangement to digital processing filter 500 , and accounts for parasitic capacitances in the computation of I out per Eq. (22).
- Digital processing filter 600 generally comprises inverter 602 and adder 604 to compute V L .
- Digital processing filter 600 further comprises multiplier 606 , adder 608 , transform block 610 , multiplier 612 , and multiplier 614 to compute I L .
- the inverters, adders, multipliers, and transform blocks operate as previously described.
- the multiplier functions are depicted next to the corresponding multipliers.
- the signal V out is provided to a processing block comprising transform block 616 , multiplier 618 , multiplier 620 , and adder 622 .
- the output of this processing block and I L are provided to another processing block comprising transform block 624 a - d , multipliers 626 a - b , multipliers 628 a - b , multiplier 630 , and adder 632 .
- the combined effect of these processing blocks is to compute I out per Eq. (22).
- the processing elements that are grayed out are functions of the nonzero parasitics for the capacitor R C and L C .
- the calculation of I L per the above techniques involves acquiring waveforms from the switch node V sw and the output V out , taking the difference to form V L , and processing this voltage with a filter with a transfer function as in Eq. (4).
- This process may provide accurate approximations of dynamic inductor current, meaning that the high-frequency portion of the inductor current.
- noise also referred to herein as “wander”
- a high-pass filter may be applied to I L may be applied to remove the wander, but the low frequency performance of the calculation is then lost.
- sampling may be performed with reference to V sw .
- Sampling may be performed on the difference between V in and V sw on the top portion of V sw or the difference between V sw and ground on the bottom portion of V sw .
- Using the bottom portion of V sw may be advantageous because a measurement between a voltage and ground may be determined by a single-ended voltage measurement.
- sampling the bottom portion may be complicated where a voltage regulator module has a schottky diode in place of the low-side FET, which cause the resistance of the path to be highly variable and temperature dependent.
- the sample measurements may be gated to endure the full swing of V sw .
- One approach is to use external circuitry based on the rising or falling edge of V sw to gate the difference waveform in a region where the differential voltage is relatively small.
- an oscilloscope overdrive recovery may be used to gate the difference.
- the oscilloscope may be zoomed in on the upper or lower difference portion of V in ⁇ V sw (for the difference on the top portion) or V sw (for the difference on the bottom portion).
- the gated difference waveform may then be used to determine baseline inductor current.
- the baseline inductor current may be defined as the average inductor current over once cycle of the switched voltage waveform.
- the inductor baseline current may be calculated by sampling a smoothed version of an over-driven switch voltage approximately around the middle to the end of the switch voltage cycle. As this approach may be performed as a per-cycle measurement of the voltage drop across a FET switch when the switch is connected to ground, the inductor current is proportional to the voltage.
- the baseline inductor current may be used to augment the inductor dynamic current defined by dynamic voltage across the inductor.
- post-processing and control logic 330 comprises a set of waveform processors to extract one or more of the aforementioned performance parameters.
- a waveform processor in this context refers to a digital signal processor that may be configured to perform a dedicated signal processing task such as sampling waveforms from provided input signal, applying digital filters, and outputting generated waveforms.
- Oscilloscopes may be equipped with a plurality of waveform processors to analyze and generate waveforms. Additionally or alternatively, waveform processors may be implemented in hardware, software, or some combination thereof.
- FIG. 7 illustrates example waveform processor 700 in accordance with one or more embodiments.
- Waveform processor 700 is a composite processor that has two inputs:
- composite waveform processor 700 comprises three separate processors: processor 702 , processor 704 , and processor 706 .
- Processor 702 determines the locations of clock edges on the clock waveform CK based on specified polarity, threshold, and hysteresis values and passes these values to the TL input of processor 704 .
- Processor 704 then interpolates values on the waveform supplied at the clock edge times and outputs parameter values that are the coordinates of the sample waveform where the x ordinate is the clock edge time and the y ordinate is the value of the waveform at that time.
- Processor 706 is utilized to turn the parameter values back into a waveform representing the sampled waveform. The track produces a waveform with the same sample locations as the supplied waveform WF.
- FIG. 8 depicts example composite processor 800 for extracting an inductor baseline current.
- Processor 800 internally comprises three processors: processor 802 , waveform processor 700 , and processor 804 .
- Processor 802 gates the difference waveform, denoted V ss , which may correspond to the over-driven switch voltage.
- Processor 802 produces a smoothed version of the input waveform and provides this waveform to waveform processor 700 .
- Waveform processor 700 digitally samples the smoothed version of the waveform around the middle to the end of the switch voltage cycle, which is determined from the input clock signal. Waveform processor 700 internally comprises three processors as previously described and outputs a sampled version of the smoothed waveform. Processor 804 applies a gain and offset to the sampled version of the smoothed waveform to produce the baseline inductor current. The gain and offset may vary from system to system and may be determined through calibration.
- FIG. 9 depicts example processing web 900 for extracting inductor voltage, inductor current, and output current, in accordance with one or more embodiments.
- Processing web 900 receives three voltage waveforms:
- the output of processing web 900 includes the following three waveforms:
- Processing web 900 includes the following processors:
- One or more of the output waveforms may be displayed on a screen of an oscilloscope or other computing device. Additionally or alternatively, power waveforms may be output by processing web 900 by taking the product of VO and IO and VS and IL. Thus, processing web 900 may be configured to validate a wide range of performance parameters in the PDN of a DUT.
- the techniques described herein are implemented by one or more special-purpose computing devices.
- the special-purpose computing devices may be hard-wired to perform the techniques, or may include digital electronic devices such as one or more application-specific integrated circuits (ASICs), field programmable gate arrays (FPGAs), or network processing units (NPUs) that are persistently programmed to perform the techniques, or may include one or more general purpose hardware processors programmed to perform the techniques pursuant to program instructions in firmware, memory, other storage, or a combination.
- ASICs application-specific integrated circuits
- FPGAs field programmable gate arrays
- NPUs network processing units
- Such special-purpose computing devices may also combine custom hard-wired logic, ASICs, FPGAs, or NPUs with custom programming to accomplish the techniques.
- the special-purpose computing devices may be desktop computer systems, portable computer systems, handheld devices, networking devices or any other device that incorporates hard-wired and/or program logic to implement the techniques.
- FIG. 10 is a block diagram that illustrates a computer system 1000 upon which an embodiment of the invention may be implemented.
- Computer system 1000 includes a bus 1002 or other communication mechanism for communicating information, and a hardware processor 1004 coupled with bus 1002 for processing information.
- Hardware processor 1004 may be, for example, a general purpose microprocessor.
- Computer system 1000 also includes a main memory 1006 , such as a random access memory (RAM) or other dynamic storage device, coupled to bus 1002 for storing information and instructions to be executed by processor 1004 .
- Main memory 1006 also may be used for storing temporary variables or other intermediate information during execution of instructions to be executed by processor 1004 .
- Such instructions when stored in non-transitory storage media accessible to processor 1004 , render computer system 1000 into a special-purpose machine that is customized to perform the operations specified in the instructions.
- Computer system 1000 further includes a read only memory (ROM) 1008 or other static storage device coupled to bus 1002 for storing static information and instructions for processor 1004 .
- ROM read only memory
- a storage device 1010 such as a magnetic disk or optical disk, is provided and coupled to bus 1002 for storing information and instructions.
- Computer system 1000 may be coupled via bus 1002 to a display 1012 , such as a cathode ray tube (CRT), for displaying information to a computer user.
- a display 1012 such as a cathode ray tube (CRT)
- An input device 1014 is coupled to bus 1002 for communicating information and command selections to processor 1004 .
- cursor control 1016 is Another type of user input device
- cursor control 1016 such as a mouse, a trackball, or cursor direction keys for communicating direction information and command selections to processor 1004 and for controlling cursor movement on display 1012 .
- This input device typically has two degrees of freedom in two axes, a first axis (e.g., x) and a second axis (e.g., y), that allows the device to specify positions in a plane.
- Computer system 1000 may implement the techniques described herein using customized hard-wired logic, one or more ASICs or FPGAs, firmware and/or program logic which in combination with the computer system causes or programs computer system 1000 to be a special-purpose machine. According to one embodiment, the techniques herein are performed by computer system 1000 in response to processor 1004 executing one or more sequences of one or more instructions contained in main memory 1006 . Such instructions may be read into main memory 1006 from another storage medium, such as storage device 1010 . Execution of the sequences of instructions contained in main memory 1006 causes processor 1004 to perform the process steps described herein. In alternative embodiments, hard-wired circuitry may be used in place of or in combination with software instructions.
- Non-volatile media includes, for example, optical or magnetic disks, such as storage device 1010 .
- Volatile media includes dynamic memory, such as main memory 1006 .
- Common forms of storage media include, for example, a floppy disk, a flexible disk, hard disk, solid state drive, magnetic tape, or any other magnetic data storage medium, a CD-ROM, any other optical data storage medium, any physical medium with patterns of holes, a RAM, a PROM, and EPROM, a FLASH-EPROM, NVRAM, any other memory chip or cartridge, content-addressable memory (CAM), and ternary content-addressable memory (TCAM).
- a floppy disk a flexible disk, hard disk, solid state drive, magnetic tape, or any other magnetic data storage medium
- CD-ROM any other optical data storage medium
- any physical medium with patterns of holes a RAM, a PROM, and EPROM
- FLASH-EPROM any other memory chip or cartridge
- CAM content-addressable memory
- TCAM ternary content-addressable memory
- Storage media is distinct from but may be used in conjunction with transmission media.
- Transmission media participates in transferring information between storage media.
- transmission media includes coaxial cables, copper wire and fiber optics, including the wires that comprise bus 1002 .
- transmission media can also take the form of acoustic or light waves, such as those generated during radio-wave and infra-red data communications.
- Various forms of media may be involved in carrying one or more sequences of one or more instructions to processor 1004 for execution.
- the instructions may initially be carried on a magnetic disk or solid state drive of a remote computer.
- the remote computer can load the instructions into its dynamic memory and send the instructions over a telephone line using a modem.
- a modem local to computer system 1000 can receive the data on the telephone line and use an infra-red transmitter to convert the data to an infra-red signal.
- An infra-red detector can receive the data carried in the infra-red signal and appropriate circuitry can place the data on bus 1002 .
- Bus 1002 carries the data to main memory 1006 , from which processor 1004 retrieves and executes the instructions.
- the instructions received by main memory 1006 may optionally be stored on storage device 1010 either before or after execution by processor 1004 .
- Computer system 1000 also includes a communication interface 1018 coupled to bus 1002 .
- Communication interface 1018 provides a two-way data communication coupling to a network link 1020 that is connected to a local network 1022 .
- communication interface 1018 may be an integrated services digital network (ISDN) card, cable modem, satellite modem, or a modem to provide a data communication connection to a corresponding type of telephone line.
- ISDN integrated services digital network
- communication interface 1018 may be a local area network (LAN) card to provide a data communication connection to a compatible LAN.
- LAN local area network
- Wireless links may also be implemented.
- communication interface 1018 sends and receives electrical, electromagnetic or optical signals that carry digital data streams representing various types of information.
- Network link 1020 typically provides data communication through one or more networks to other data devices.
- network link 1020 may provide a connection through local network 1022 to a host computer 1024 or to data equipment operated by an Internet Service Provider (ISP) 1026 .
- ISP 1026 in turn provides data communication services through the world wide packet data communication network now commonly referred to as the “Internet” 1028 .
- Internet 1028 uses electrical, electromagnetic or optical signals that carry digital data streams.
- the signals through the various networks and the signals on network link 1020 and through communication interface 1018 which carry the digital data to and from computer system 1000 , are example forms of transmission media.
- Computer system 1000 can send messages and receive data, including program code, through the network(s), network link 1020 and communication interface 1018 .
- a server 1030 might transmit a requested code for an application program through Internet 1028 , ISP 1026 , local network 1022 and communication interface 1018 .
- the received code may be executed by processor 1004 as it is received, and/or stored in storage device 1010 , or other non-volatile storage for later execution.
- Embodiments are directed to a system with one or more devices that include a hardware processor and that are configured to perform any of the operations described herein and/or recited in any of the claims below.
- a non-transitory computer readable storage medium comprises instructions which, when executed by one or more hardware processors, causes performance of any of the operations described herein and/or recited in any of the claims.
Abstract
Description
-
- 2.1 EXAMPLE CIRCUIT TOPOLOGIES
- 2.2 PERFORMANCE PARAMETERS
- 2.2.1 CURRENT METRICS
- 2.2.2 VOLTAGE METRICS
- 2.2.3 TRANSIENT RESPONSE TO LOAD CURRENT CHANGES
- 2.2.4 OUTPUT AND INPUT IMPEDANCE
- 2.2.5 INPUT-TO-OUTPUT AND OUTPUT-TO-INPUT TRANSFER FUNCTIONS
-
- 3.1 ARCHITECTURAL OVERVIEW
- 3.2 CONNECTION SCHEME
-
- 4.1 DETERMINING INDUCTOR CURRENT
- 4.2 DETERMINING OUTPUT CURRENT
- 4.3 DIGITAL PROCESSING FILTERS AND ALTERNATE COMPUTATIONS
- 4.4 SAMPLING Vsw TO PROVIDE BASELINE INDUCTOR CURRENT
- 4.5 WAVEFORM PROCESSING WEB
-
- Waveform 118 a depicts voltage Vsw over time, which corresponds to the voltage across
switch 106. Time “T” represents the total period of the input signal Vin, and “DT” corresponds to the active period, where “D” represents the duty cycle. -
Waveform 118 b depicts current IL over time, which corresponds to the current acrossinductor 108. The inductor ripple current Iripple is the peak-to-peak value of the inductor current. -
Waveform 118 c depicts measurements of input current Iin, over time. The output current Iload is also shown inwaveforms
- Waveform 118 a depicts voltage Vsw over time, which corresponds to the voltage across
-
-
Waveform 138 a depicts voltage Vsw over time, which corresponds to the voltage acrossswitch 126. -
Waveform 138 b depicts current IL over time, which corresponds to the current throughinductor 124. In this arrangement, the inductor current IL is the same as the input current Iin, to the power conversion circuit. -
Waveform 138 c depicts switch current Isw and diode current ID over time, which respectively correspond to the current throughswitch 126 anddiode 128.
-
-
- Waveform 158 a represents measurements of voltage Vsw over time.
-
Waveform 158 b represents measurements current IL over time. -
Waveform 138 c represents measurement of input current Iin over time. In this arrangement, the input current Iin is the same as the switch current ISW.
-
- Current metrics including the input and output currents in the power converter, as well as current-sharing between parallel phases in multi-phase converters;
- Voltage metrics including the input and output voltages as well as the stability of a voltage feedback loop;
- Transient response to load current changes;
- Output and input impedance; and/or
- Input-to-output and output-to input transfer functions
A brief description of each of these performance parameters is provided in sections 2.2.1-2.2.5 below.
G loop =G M ·G F ·G C ·G EA (1)
The 1+Gloop(f) denominator of these expressions is referred to as the characteristic expression.
In this scenario, VL is the difference between Vout and Vsw. Also, since Vout is relatively constant, a relatively large vertical gain may be applied to the monitoring channel measuring this performance parameter. On the other hand, since Vsw encompasses the full swing at the switch node, swinging nominally between ground and Vin, in this case a low vertical gain may be applied to the monitoring channel measuring this performance parameter. To achieve a large vertical gain, a low voltage per division (VDIV) setting may be applied to a channel. Conversely, a low vertical gain may be achieved by using a high VDIV setting.
In Eq. (5), T is the sample period is 1/Fs, where Fs is the sample rate.
As can be seen from Eq. (11), the series resistance RL prevents the computation from diverging.
and a new difference equation:
Poles of the transfer function are useful for determining whether the system is stable and how well the system performs. Poles that are close to unity may be problematic in filtering in that that may result in high precision and long filter startup times. The time constant for this system is given by:
In practice, a sample rate of 100 Mega-samples per second (MS/s) for a sample period of 10 nanoseconds (10 ns) was observed to settle the filter in approximately five time constants 5·τ. Filter startup times may be improved by sampling at a lower rate.
Thus, provided measurements of Vsw and Vout, the measurements of both the inductor current IL and the output current Iout may be determined.
Inductor current may then be computed with reference to
Once the digital filter settles, the output of
to provide Iout per Eq. (17) above.
and the difference equation becomes:
In the event that LC=RC=0, then A=1 and Eq. (22) is equal to Eq. (19).
-
- WF—the waveform to sample; and
- CK—the clock waveform.
Waveform processor 700 has a single output: the sample waveform.
-
- VS—This input waveform is the measured voltage at the switch, which also corresponds to the voltage at the input to the inductor. This input waveform may be arranged to maximize the vertical scale of a scope without going offscreen (e.g. on the display of the multi-channel oscilloscope).
- VO—This input waveform is the measured output voltage for the power conversion circuit, which is also the voltage at the output side of the inductor. This voltage waveform may be arranged such that the waveform does not go offscreen, even under transient conditions. The input waveform may include zero volts.
- VSS—This input waveform is the voltage at the switch overdriven into the scope such that the bottom portion of the switch voltage is onscreen where the voltage settles after the overdrive recovery. The top portion of the waveform may be far offscreen.
-
- VL—This waveform approximates the voltage across the inductor, formed as a simple subtraction: VL=VS−VO.
- IL—This waveform approximates the current through the inductor. This waveform may be generated by computing the dynamic inductor current as previously described and adding the baseline inductor current computed by
composite processor 800. - IO—This waveform approximates the output current into the load
-
-
Processor 902 computes the difference between VS and VO to obtain the output waveform VL. -
Processor 904 generates a waveform approximating the dynamic inductor current, denoted ILD, by applying the difference equation shown in Eq. (13). In cases where RL is relatively small,processor 904 will perform similar to an integrator on VL. As a result, the output may look like a sawtooth current waveform. Because of integration, the low frequency noise may be highly amplified and the waveform may include low frequency wander. This amplification may be seen by theDC gain 1/RL, where RL tends to be very small. -
Processor 906 generates a smoothed version of waveform ILD for purposes of removing wander. -
Processor 908 receives the original ILD waveform fromprocessor 904 and the smoothed version fromprocessor 906.Processor 908 removes the wander by subtracting the smoothed waveform from the ILD waveform output. For example, where a sawtooth ILD waveform is provided, the result is the sawtooth current waveform with the wander removed. -
Process 800 is supplied with overdriven waveform VSS and produces the per-cycle baseline current ILB as described with reference toFIG. 8 . -
Processor 910 adds the sawtooth dynamic current, received fromprocessor 908, and the baseline current, received fromprocessor 800, to produce the inductor current waveform IL. -
Processor 912 receives waveforms VO and IL and applies the difference equation of Eq. (22) to compute IOUT.
-
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/721,151 US10564191B2 (en) | 2016-11-22 | 2017-09-29 | Test tool for power distribution networks |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662425366P | 2016-11-22 | 2016-11-22 | |
US201762452828P | 2017-01-31 | 2017-01-31 | |
US15/721,151 US10564191B2 (en) | 2016-11-22 | 2017-09-29 | Test tool for power distribution networks |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180143227A1 US20180143227A1 (en) | 2018-05-24 |
US10564191B2 true US10564191B2 (en) | 2020-02-18 |
Family
ID=62144376
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/721,151 Active 2038-03-06 US10564191B2 (en) | 2016-11-22 | 2017-09-29 | Test tool for power distribution networks |
US15/803,309 Active 2038-05-15 US10551417B2 (en) | 2016-11-22 | 2017-11-03 | Inductor current measurement probe |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/803,309 Active 2038-05-15 US10551417B2 (en) | 2016-11-22 | 2017-11-03 | Inductor current measurement probe |
Country Status (1)
Country | Link |
---|---|
US (2) | US10564191B2 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020100046A2 (en) * | 2018-11-13 | 2020-05-22 | Alijani Mohammad Gh | Power transmission through a single conductive element |
CN109932598B (en) * | 2019-03-25 | 2020-05-22 | 江南大学 | Fault detection method of Buck converter under uncertain noise disturbance |
CN110542890B (en) * | 2019-10-01 | 2023-03-14 | 西安电子工程研究所 | Radar central distribution box offline automatic detection system and method |
JP6818919B1 (en) * | 2020-02-06 | 2021-01-27 | 三菱電機株式会社 | Temperature sensor module |
US11442084B2 (en) | 2020-03-16 | 2022-09-13 | Arm Limited | Current sensor circuitry |
CN113219363B (en) * | 2021-03-25 | 2022-06-10 | 合肥联宝信息技术有限公司 | Power supply noise test method and device and storage medium |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5311116A (en) | 1992-04-02 | 1994-05-10 | Electronic Development, Inc. | Multi-channel electromagnetically transparent voltage waveform monitor link |
US20070274015A1 (en) | 2006-05-24 | 2007-11-29 | Intersil Americas Inc. | DC-DC converters having improved current sensing and related methods |
US20090146643A1 (en) | 2007-12-11 | 2009-06-11 | Primarion, Inc. | Methods and apparatus for current sensing |
US20090222234A1 (en) | 2007-05-01 | 2009-09-03 | Dmitriev-Zdorov Vladimir B | Generating Worst Case Test Sequences For Non-Linearly Driven Channels |
US20100213897A1 (en) * | 2009-02-23 | 2010-08-26 | Lawrence Tze-Leung Tse | Battery-Cell Converter Management Systems |
US20120139518A1 (en) | 2010-12-06 | 2012-06-07 | Microchip Technology Incorporated | User-configurable, efficiency-optimizing, power/energy conversion switch-mode power supply with a serial communications interface |
US20120194161A1 (en) | 2010-12-03 | 2012-08-02 | Maxim Integrated Products, Inc. | Inductor current measurement for dc to dc converters |
US8289037B2 (en) | 2009-09-30 | 2012-10-16 | Alcatel Lucent | Method and apparatus to measure current in power switchers |
US20130147452A1 (en) * | 2011-12-07 | 2013-06-13 | System General Corporation | Switching current synthesis circuit for power converter |
US8854026B2 (en) | 2009-06-25 | 2014-10-07 | Telefonaktiebolaget L M Ericsson (Publ) | Capacitance determination in a switched mode power supply |
US20160111958A1 (en) * | 2014-10-17 | 2016-04-21 | Minho Choi | Power management integrated circuit for supplying load current information and electronic device having the same |
-
2017
- 2017-09-29 US US15/721,151 patent/US10564191B2/en active Active
- 2017-11-03 US US15/803,309 patent/US10551417B2/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5311116A (en) | 1992-04-02 | 1994-05-10 | Electronic Development, Inc. | Multi-channel electromagnetically transparent voltage waveform monitor link |
US20070274015A1 (en) | 2006-05-24 | 2007-11-29 | Intersil Americas Inc. | DC-DC converters having improved current sensing and related methods |
US20090222234A1 (en) | 2007-05-01 | 2009-09-03 | Dmitriev-Zdorov Vladimir B | Generating Worst Case Test Sequences For Non-Linearly Driven Channels |
US20090146643A1 (en) | 2007-12-11 | 2009-06-11 | Primarion, Inc. | Methods and apparatus for current sensing |
US20100213897A1 (en) * | 2009-02-23 | 2010-08-26 | Lawrence Tze-Leung Tse | Battery-Cell Converter Management Systems |
US8854026B2 (en) | 2009-06-25 | 2014-10-07 | Telefonaktiebolaget L M Ericsson (Publ) | Capacitance determination in a switched mode power supply |
US8289037B2 (en) | 2009-09-30 | 2012-10-16 | Alcatel Lucent | Method and apparatus to measure current in power switchers |
US20120194161A1 (en) | 2010-12-03 | 2012-08-02 | Maxim Integrated Products, Inc. | Inductor current measurement for dc to dc converters |
US20120139518A1 (en) | 2010-12-06 | 2012-06-07 | Microchip Technology Incorporated | User-configurable, efficiency-optimizing, power/energy conversion switch-mode power supply with a serial communications interface |
US20130147452A1 (en) * | 2011-12-07 | 2013-06-13 | System General Corporation | Switching current synthesis circuit for power converter |
US20160111958A1 (en) * | 2014-10-17 | 2016-04-21 | Minho Choi | Power management integrated circuit for supplying load current information and electronic device having the same |
Non-Patent Citations (2)
Title |
---|
Radhakrishnan, et al, "Optimization of Package Power Delivery and Power Removal Solutions to meet Platform level Challenges," Intel Developer Forum, 2004. |
Steve Sandler, Heidi Barnes, "Introduction to Power Integrity," DesignCon 2016, Jan. 19-21, 2016, Santa Clara, CA. |
Also Published As
Publication number | Publication date |
---|---|
US20180143227A1 (en) | 2018-05-24 |
US20180143264A1 (en) | 2018-05-24 |
US10551417B2 (en) | 2020-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10564191B2 (en) | Test tool for power distribution networks | |
Verspecht | Large-signal network analysis | |
US9941795B1 (en) | Circuits and method for extracting average load current in DC-DC switching converters | |
US8803529B2 (en) | Method for determining capacitance | |
US10126374B2 (en) | Universal power distribution test tool and methodology | |
Amedo et al. | Black-box terminal characterization modeling of dc-to-dc converters | |
Avolio et al. | Evaluation of uncertainty in temporal waveforms of microwave transistors | |
Liegmann et al. | Wideband identification of impedance to improve accuracy and stability of power-hardware-in-the-loop simulations | |
Santarelli et al. | New pulsed measurement setup for GaN and GaAs FETs characterization | |
Kohlhepp et al. | Measuring and modeling of dynamic on-state resistance of GaN-HEMTs | |
Hillenbrand et al. | Generation of terminal equivalent circuits applied to a dc brush motor | |
Fernández et al. | Frequency response of switching DC/DC converters from a single simulation in the time domain | |
Moon | In-situ direct magnetic loss measurement in a DC-DC converter | |
CN112798976A (en) | Power failure judgment method, equipment, electronic equipment and storage medium | |
Barkley et al. | Improved online identification of switching converters using digital network analyzer techniques | |
Mirz et al. | Measurement-based parameter identification of non-linear polynomial frequency domain model of single-phase four diode bridge rectifier | |
Fernández-Herrero et al. | Use of multisine excitations for frequency-response measurement of nonlinear DC-DC switching converters | |
Wang et al. | Built-in test of switched-mode power converters: Avoiding DUT damage using alternative safe measurements | |
Marinov et al. | Practical approach for psophometric noise measurement in DC/DC converters | |
Hansson | Analysis of the output impedance from switched dc/dc converters | |
Li | Design and Experimentation of Integrated Testbench for Examining Nonlinear Phenomena in Circuits and Systems | |
Hämmerle | Output Impedance for Stability Analysis | |
US10768211B2 (en) | System and method for current sense resistor compensation | |
Pérez et al. | Ripple Estimation in Commercial Off-the-shelf DC-DC Converters | |
Swaminathan et al. | Application of network analyzer in measuring the performance functions of power supply |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: ORACLE INTERNATIONAL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOVAK, ISTVAN;PUPALAIKIS, PETER J.;SIGNING DATES FROM 20170929 TO 20171012;REEL/FRAME:043864/0586 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: AWAITING TC RESP., ISSUE FEE NOT PAID |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |