US10170304B1 - Self-aligned nanotube structures - Google Patents
Self-aligned nanotube structures Download PDFInfo
- Publication number
- US10170304B1 US10170304B1 US15/793,621 US201715793621A US10170304B1 US 10170304 B1 US10170304 B1 US 10170304B1 US 201715793621 A US201715793621 A US 201715793621A US 10170304 B1 US10170304 B1 US 10170304B1
- Authority
- US
- United States
- Prior art keywords
- spacers
- fin structures
- structures
- gate
- nanotube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000002071 nanotube Substances 0.000 title claims abstract description 69
- 239000000463 material Substances 0.000 claims abstract description 138
- 125000006850 spacer group Chemical group 0.000 claims abstract description 47
- 239000012212 insulator Substances 0.000 claims abstract description 24
- 239000003989 dielectric material Substances 0.000 claims description 14
- 239000000758 substrate Substances 0.000 claims description 14
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 10
- 229910021389 graphene Inorganic materials 0.000 claims description 5
- 239000002210 silicon-based material Substances 0.000 claims description 4
- 238000000034 method Methods 0.000 abstract description 59
- 238000004519 manufacturing process Methods 0.000 abstract description 17
- 239000004065 semiconductor Substances 0.000 abstract description 8
- 238000005530 etching Methods 0.000 description 15
- 238000005137 deposition process Methods 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 10
- 239000002184 metal Substances 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 9
- 238000005229 chemical vapour deposition Methods 0.000 description 9
- 238000001020 plasma etching Methods 0.000 description 9
- 238000000151 deposition Methods 0.000 description 8
- 230000008021 deposition Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 238000000137 annealing Methods 0.000 description 5
- 239000002041 carbon nanotube Substances 0.000 description 5
- 229910021393 carbon nanotube Inorganic materials 0.000 description 5
- 238000001459 lithography Methods 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 5
- 238000011049 filling Methods 0.000 description 4
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- 239000010408 film Substances 0.000 description 3
- 239000000047 product Substances 0.000 description 3
- 239000011800 void material Substances 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 229910003465 moissanite Inorganic materials 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 238000007517 polishing process Methods 0.000 description 2
- 239000002243 precursor Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- -1 InN Chemical compound 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 229910010092 LiAlO2 Inorganic materials 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000011152 fibreglass Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000010926 purge Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 239000002620 silicon nanotube Substances 0.000 description 1
- 229910021430 silicon nanotube Inorganic materials 0.000 description 1
- 238000002791 soaking Methods 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
- H01L21/02642—Mask materials other than SiO2 or SiN
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y40/00—Manufacture or treatment of nanostructures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02527—Carbon, e.g. diamond-like carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02529—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02606—Nanotubes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66469—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with one- or zero-dimensional channel, e.g. quantum wire field-effect transistors, in-plane gate transistors [IPG], single electron transistors [SET], Coulomb blockade transistors, striped channel transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66977—Quantum effect devices, e.g. using quantum reflection, diffraction or interference effects, i.e. Bragg- or Aharonov-Bohm effects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/491—Vertical transistors, e.g. vertical carbon nanotube field effect transistors [CNT-FETs]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/20—Carbon compounds, e.g. carbon nanotubes or fullerenes
Definitions
- the present disclosure generally relates to semiconductor structures and, more particularly, to self-aligned nanotube structures and methods of manufacture.
- nanotube device arrays are limited by forming a regular shape and the ability to place these tubes relatively close together, and at repeatable distances from one another. Further, the manufacturability of nanotubes can be difficult to control.
- a structure comprises: at least one nanotube structure supported by a plurality of spacers and an insulator material between the spacers and contacting the at least one nanotube structure.
- a structure comprises: a plurality of fin structures; an aligned nanotube structure between adjacent fin structures of the plurality of fin structures; spacers supporting the aligned nanotube structure between the adjacent fin structures; a material between the spacers and in contact with the aligned nanotube structure between the adjacent fin structures; and epitaxial source and drain regions adjacent to the spacers.
- a method comprises: forming fin structures from a substrate material; depositing a liner material over the fin structures and exposed portions of the substrate material; depositing an amorphous material within spaces of the fin structures, which results in void formation between each of the fin structures; annealing the amorphous material to form cavities; forming nanotube structures by filling the cavities with fill material; and forming spacers adjacent to the nanotube structures.
- FIGS. 1A-1C show an incoming structure, amongst other features, and respective fabrication processes in accordance with aspects of the present disclosure.
- FIGS. 2A-2C show voids between adjacent fin structures, amongst other features, and respective fabrication processes in accordance with aspects of the present disclosure.
- FIGS. 3A-3C show cavities between the adjacent fin structures, amongst other features, and respective fabrication processes in accordance with aspects of the present disclosure.
- FIGS. 4A-4C show nanotube structures, amongst other features, and respective fabrication processes in accordance with aspects of the present disclosure.
- FIGS. 5A-5C show trenches, amongst other features, and respective fabrication processes in accordance with aspects of the present disclosure.
- FIGS. 6A-6C show spacers, amongst other features, and respective fabrication processes in accordance with aspects of the present disclosure.
- FIGS. 7A-7C show trenches, amongst other features, and respective fabrication processes in accordance with aspects of the present disclosure.
- FIG. 8 show a device, amongst other features, and respective fabrication processes in accordance with aspects of the present disclosure.
- the present disclosure generally relates to semiconductor structures and, more particularly, to self-aligned nanotube structures and methods of manufacture.
- the nanotube structures are formed from voids between adjacent fin structures.
- the structures and processes described herein permit scalability in manufacturing at device pitches for current and future technology nodes.
- amorphous silicon is deposited over fin structures.
- the deposition process forms a continuous network of voids between the fin structures.
- voids of different dimensions can be formed. More specifically, by changing the space between the fins, changing the height of the fins and/or changing the profile of the fins, the size of the voids can be modulated, i.e., changed.
- the voids can be modulated by the deposition process of the ⁇ -Si material itself.
- an annealing process transforms the voids into a network of continuous cavities.
- the cavities can be filled with various materials for the formation of self-aligned nanotube structures.
- the self-aligned nanotube structures can be formed by filling circular cavities which are reshaped from ⁇ -Si voids in between fins, by an appropriate anneal process.
- the cavities can be filled with a carbon nanotube precursor, e.g., graphene, for the formation of carbon nanotubes.
- CMOS type materials can be implemented for the formation of CMOS structures, such as tunnel FETS, for example.
- any material which can fill a cavity e.g., a heterogeneous material such as SiC, GaAs, or other materials from group III and group V on the periodic table, can be implemented in the processes described herein.
- the structures and processes provided herein cover the scope for various products, particularly using a channel of current path, including: carbon nanotubes; high-k/MG (Metal Gate) CMOS; III/V devices; silicon nanotubes; metal wires/conductors; and fuses, amongst other examples.
- the structures and processes provided herein further allow for various benefits including, e.g., providing circular or near circular cavities which are regular and continuous.
- the structures and processes described herein it is now possible to form regular nanotube networks in repeatable arrays.
- the structures and processes provided herein are Si CMOS technology compatible and scalable to nanometer (nm) technology. Further, the structures and processes provided herein are self-aligned to dummy fin structures.
- the structures of the present disclosure can be manufactured in a number of ways using a number of different tools.
- the methodologies and tools are used to form structures with dimensions in the micrometer and nanometer scale.
- the methodologies, i.e., technologies, employed to manufacture the structure of the present disclosure have been adopted from integrated circuit (IC) technology.
- the structures are built on wafers and are realized in films of material patterned by photolithographic processes on the top of a wafer.
- the fabrication of the structure uses three basic building blocks: (i) deposition of thin films of material on a substrate, (ii) applying a patterned mask on top of the films by photolithographic imaging, and (iii) etching the films selectively to the mask.
- FIGS. 1A-1C show structures and respective fabrication processes in accordance with aspects of the present disclosure.
- FIG. 1A illustrates a top view of an initial structure 100
- FIG. 1B illustrates the structure 100 along a cross-section A-A′
- FIG. 1C illustrates the structure 100 along a cross-section B-B′.
- the structure 100 comprises a substrate 105 , which can be comprised of various materials.
- the substrate 105 can be any appropriate semiconductor material, e.g., bulk Si, SOL SiGe, SiGeC, SiC, 6H-SiC, GaAs, GaN, GaP, InAs, InN, InP, AlN, AlAs, LiAlO2, sapphire and other III/V or II/VI compound semiconductors.
- semiconductor material e.g., bulk Si, SOL SiGe, SiGeC, SiC, 6H-SiC, GaAs, GaN, GaP, InAs, InN, InP, AlN, AlAs, LiAlO2, sapphire and other III/V or II/VI compound semiconductors.
- a plurality of fin structures 110 extend from the substrate 105 and are separated by spaces 115 formed between the fin structures 110 .
- the fin structures 110 can be formed by etching the substrate 105 using conventional patterning processes, e.g., conventional sidewall image transfer (SIT) processes or lithography and etching processes depending on the final width of the fin structures 110 .
- SIT sidewall image transfer
- a mandrel is formed on the substrate 105 using conventional deposition processes, e.g., chemical vapor deposition (CVD).
- CVD chemical vapor deposition
- a resist is formed on the mandrel material, and exposed to light to form a pattern (openings).
- a RIE is performed through the openings to form the mandrels.
- Spacers are formed on the sidewalls of the mandrels which are preferably material that is different than the mandrels, and which are formed using conventional deposition processes known to those of skill in the art. More particularly, the spacers can have a width which matches the dimensions of the fin structures 110 .
- the mandrels are removed or stripped using a conventional etching process, selective to the spacer material. An etching is then performed within the spacing of the spacers to form the sub-lithographic features. The sidewall spacers can then be stripped.
- FIGS. 2A-2C illustrate an insulator layer 120 lining the fin structures 110 and within the spaces 115 , e.g., lining the substrate 105 .
- the insulator layer 120 is a liner material deposited over the fin structures 110 and exposed portions of the substrate material 105 .
- the insulator layer 120 is an oxide material deposited using a conventional deposition process, e.g., CVD or ALD.
- a dummy gate material 125 is formed over the insulator layer 120 , using a conventional deposition process, e.g., CVD.
- the dummy gate material 125 can be a matrix of amorphous silicon ( ⁇ -Si) material, for example.
- a network of voids 130 are formed within and extending through the dummy gate material 125 .
- voids 130 can be formed in the dummy gate material 125 , e.g., in the spaces 115 , during the deposition process, due to a pinch-off phenomenon. In this way, the void formation between each of the fin structures 110 is provided by a pinch off process.
- the voids 130 can be airgaps formed in the ⁇ -Si of the dummy gate material 125 by a pinch-off process during the CVD deposition of the ⁇ -Si material. In this way, an amorphous material of the dummy gate material 125 is deposited within spaces 115 of the fin structures 110 , which results in void formation, i.e., voids 130 , between each of the fin structures 110 .
- the size of the voids 130 can be modulated by changing the features of the surrounding structures. More specifically, the size of the voids 130 can be changed and modulated by changing the space between the fin structures 110 , by changing the height or width of the fin structures 110 , or by changing the profile of the fin structures 110 , amongst other examples. In alternative embodiments, the voids 130 can be modulated by a deposition process, e.g., by the CVD deposition of the ⁇ -Si material.
- FIGS. 3A-3C show cavities 135 formed from the voids 130 by an annealing process.
- the annealing process smooths the voids 130 , making the cavities 135 less jagged and more circular shaped in comparison to the voids 130 .
- the amorphous material of the dummy gate material 125 is annealed to form cavities 135 having circular cross-sectional shapes, for example.
- the annealing process is a rapid thermal processing (RTP) type anneal which ramps up and involves the parameters of time, temperature and atmosphere.
- RTP rapid thermal processing
- the RTP anneal can be implemented by the following steps: 1) N 2 purging; 2) wafer loading; 3) a first ramping of the temperature up to about 550° C. with a ramp rate of about 10° C./sec; 4) stabilizing at about 550° C. for about 20 seconds; 5) a second ramping of the temperature up to about 800° C. with a ramp rate of about 50° C./sec; 6) soaking the anneal for about 5 seconds at about 800° C.; and 7) ramping down with a ramp rate of 25° C./sec.
- the dummy gate material 125 is etched in order to cut the cavities 135 into a plurality of self-aligned cavities 135 between the fin structures 110 , using conventional lithography and etching processes, e.g., a RIE process.
- a resist formed over the dummy gate material 125 is exposed to energy (light) to form a pattern (opening).
- An etching process with a selective chemistry e.g., reactive ion etching (RIE)
- RIE reactive ion etching
- the etching process will also expose portions of the underlying insulator layer 120 .
- the resist can then be removed by a conventional oxygen ashing process or other known stripants. In this way, the cavities 135 are cut prior to the filling of the cavities 135 with a fill material.
- FIGS. 4A-4C show a dielectric material 140 deposited over the dummy gate material 125 and exposed portions of the insulator layer 120 , and within the cavities 135 (through the openings of each cut). In this way, the dielectric material 140 will line the cavities 135 as an insulator material.
- the dielectric material 140 is a high-k dielectric material deposited using conventional processes, e.g., ALD.
- the high-k dielectric material can be a hafnium based material, amongst other materials suitable as a gate dielectric material.
- the dielectric material 140 can be relatively thin, e.g., a thickness of about 1.5 nm.
- a fill material 145 is deposited over the dielectric material 140 and within the cavities 135 (over the dielectric material 140 ), forming aligned nanotube structures 150 .
- the cavities 135 are filled with the filling material 145 so that the aligned nanotube structures 150 are composed of an insulator material and layer in contact with the aligned nanotube structures 150 , which is the dielectric material 140 , and the fill material 145 .
- the aligned nanotube structures 150 can have any suitable shape.
- the aligned nanotube structures 150 can have a circular cross-sectional shape, amongst other examples.
- the aligned nanotube structures 150 are nanotube structures, which are suspended or supported in place initially by the dummy gate material 125 .
- the fill material 145 is any material that can be deposited within the cavity 135 by a conventional deposition process, e.g., ALD.
- the fill material 145 can be a carbon nanotube precursor material, such as graphene, for the eventual formation of carbon nanotubes.
- the fill material can be Si or a silicon based material, forming a Si channel.
- the fill material 145 can be a fiberglass material or a heterogeneous material such as SiG, GaAs, or other materials from group III and group V on the periodic table, amongst other materials.
- the fill material 145 can be other CMOS type materials implemented for the formation of CMOS structures, e.g., tunnel FETS.
- the fill material 145 includes an insulator lining and one of a graphene, a silicon material and a heterogeneous material.
- a polishing process such as a chemical mechanical polishing (CMP) process, is implemented to remove the dielectric material 140 and the fill material 145 from a top surface of the dummy gate material 125 .
- CMP chemical mechanical polishing
- the aligned nanotube structures 150 formed in the cavities 135 by the fill material 145 are self-aligned nanotube structures. More specifically, the aligned nanotube structures 150 are self-aligned with respect to the fin structure 110 , i.e., within the dummy gate material 125 ; that is, the aligned nanotube structures 150 are provided and positioned between the adjacent fin structures of the plurality of fin structures 110 .
- the aligned nanotube structures 150 can have various dimensions.
- the aligned nanotube structures 150 can have a length in a range of 10 nm to 200 nm for example.
- the cavity 135 can have a diameter of about 10 nm, for example.
- the aligned nanotube structures 150 can have a thickness of 3 nm to 50 nm, amongst other examples. It is contemplated herein that the aligned nanotube structures 150 can be manufactured to other dimensions, based on the tooling and materials implemented.
- FIGS. 5A-5C show an etching of the dummy gate material 125 in preparation for spacer material.
- the dummy gate material 125 is etched to form trenches 155 at ends of the aligned nanotube structures 150 , using conventional lithography and etching processes, e.g., a RIE process.
- a resist formed over the dummy gate material 125 is exposed to energy (light) to form a pattern (opening).
- An etching process with a selective chemistry, e.g., reactive ion etching (RIE), selective to the dummy gate material 125 will be used to form one or more trenches 155 in the dummy gate material 125 through the openings of the resist.
- the etching process will expose portions of the underlying insulator layer 120 and portions of the aligned nanotube structures 150 .
- the resist can then be removed by a conventional oxygen ashing process or other known stripants.
- FIGS. 6A-6C show spacers 160 formed in the trenches 155 and adjacent to the aligned nanotube structures 150 , and more particularly about the exposed portions of the aligned nanotube structures 150 .
- the spacers 160 can be deposited by a blanket deposition, e.g., CVD process, over the dummy gate material 125 and the aligned nanotube structures 150 .
- the spacers 160 can be nitride or oxide based material, which will suspend or support the aligned nanotube structures 150 at, preferably, end portions thereof.
- the spacers 160 support the aligned nanotube structures 150 between the adjacent fin structures 110 .
- the spacers 160 can suspend or support the aligned nanotube structures 150 at other locations, depending on the location of the finalized gate structures. Further, the spacers 160 are self-aligned with assistance from the sidewall of the trenches 155 in order to be in self-alignment, which allow the spacers 160 to be aligned with later formed contacts. The spacers 160 also provide isolation for the later formed contacts from the later formed gate structure.
- the spacers 160 can be etched back, e.g., an isotropic etching process, to remove any excess spacer material. In embodiments, the spacer material is etched using conventional lithography and etching processes, e.g., a RIE process.
- An epitaxial (epi) material 165 is grown from the semiconductor material, i.e., the substrate 105 , to form source and drain regions.
- the epi material 165 can be Si or SiGe, amongst other examples, grown on sides of the spacers 160 . In this way, the epitaxial source and drain regions are adjacent to the spacers 160 .
- a mask can be used to prevent growth of epitaxial material 165 on any unwanted regions of the device, e.g., any exposed semiconductor material. In this way, the epitaxial material 165 can be grown on the substrate 105 only in the source/drain (S/D) regions. As shown in FIG.
- the epitaxial material 165 forms source and drain regions adjacent to respective spacers 160 and in contact with end portions of the aligned nanotube structure 150 .
- An insulator layer 170 can be deposited using conventional deposition processes, e.g., CVD, over the epitaxial material 165 , followed by a polishing process, e.g., CMP.
- the dummy gate material 125 is removed, i.e., the sacrificial gate, forming trench 175 and exposing the remaining underlying insulator layer 120 and the aligned nanotube structures 150 .
- the dummy gate material 125 is etched using conventional lithography and etching processes, e.g., a RIE process.
- the dummy gate material 125 is removed for the subsequent formation of the gate structure, about the aligned nanotube structures 150 .
- the aligned nanotube structures 150 will be held in place and supported by the spacers 160 .
- FIG. 8 shows a structure 200 with a gate structure 185 , which includes a gate material 180 deposited within the trench 175 and about the aligned nanotube structures 150 .
- the gate structure 185 can be formed by a gate-last process, e.g., replacement metal gate process.
- the gate structure 185 can be a gate-all-around FET device, for example, surrounding the aligned nanotube structures 150 and between the spacers 160 .
- the gate material 180 surrounds the aligned nanotube structure 150 to form an all-around gate structure, i.e., the gate structure 185 . That is, the gate material 180 is formed about the aligned nanotube structures 150 between the spacers 160 and epitaxial source and drain regions, i.e., epi materials 165 , on sides of the spacers 160 .
- the gate material 180 can deposited using conventional processes, e.g., a plasma enhanced CVD (PEVCD) process.
- the gate material 180 can be various materials, such as a poly-Si or a workfunction metal, amongst other examples.
- the workfunction metal of the gate material 180 can be any metal or combination of metals for a transistor, e.g., PFET and/or NFET, depending on the particular application and design parameters.
- a Ti, TiN, Ta, TaN, etc. material can be used as the workfunction metal, followed by a conductive gate metal.
- the conductive gate metal can be a tungsten (W) material.
- the aligned nanotube structures 150 are supported by the plurality of spacers 160 and the gate material 180 between the spacers 160 and contacting the aligned nanotube structures 150 .
- the gate material 180 surrounds the aligned nanotube structures 150 . In this way, the gate material 180 is between the spacers 160 and in contact with the aligned nanotube structure 150 between the adjacent fin structures 110 .
- An insulator layer 190 is deposited over the gate structure 185 and the epi materials 165 .
- the insulator layer 190 can be etched to form trenches, exposing the underlying the S/D regions, i.e., the epi materials 165 and the gate material 180 .
- a metal material can then be deposited by CVD within the trenches directly on the epi materials 165 and the gate material 180 , followed by a planarization process to the insulator layer 190 , e.g., CMP, to form the gate contact 195 and the S/D contacts 195 ′ and wiring layers.
- the method(s) as described above is used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Nanotechnology (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Thin Film Transistor (AREA)
Abstract
The present disclosure generally relates to semiconductor structures and, more particularly, to self-aligned nanotube structures and methods of manufacture. The structure includes at least one nanotube structure supported by a plurality of spacers and an insulator material between the spacers and contacting the at least one nanotube structure.
Description
The present disclosure generally relates to semiconductor structures and, more particularly, to self-aligned nanotube structures and methods of manufacture.
To meet increased speed and density of semiconductor devices, new materials and manufacturing methods, such as those for nanotubes, are required. However, nanotube device arrays are limited by forming a regular shape and the ability to place these tubes relatively close together, and at repeatable distances from one another. Further, the manufacturability of nanotubes can be difficult to control.
In an aspect of the disclosure, a structure comprises: at least one nanotube structure supported by a plurality of spacers and an insulator material between the spacers and contacting the at least one nanotube structure.
In an aspect of the disclosure, a structure comprises: a plurality of fin structures; an aligned nanotube structure between adjacent fin structures of the plurality of fin structures; spacers supporting the aligned nanotube structure between the adjacent fin structures; a material between the spacers and in contact with the aligned nanotube structure between the adjacent fin structures; and epitaxial source and drain regions adjacent to the spacers.
In an aspect of the disclosure, a method comprises: forming fin structures from a substrate material; depositing a liner material over the fin structures and exposed portions of the substrate material; depositing an amorphous material within spaces of the fin structures, which results in void formation between each of the fin structures; annealing the amorphous material to form cavities; forming nanotube structures by filling the cavities with fill material; and forming spacers adjacent to the nanotube structures.
The present disclosure is described in the detailed description which follows, in reference to the noted plurality of drawings by way of non-limiting examples of exemplary embodiments of the present disclosure.
The present disclosure generally relates to semiconductor structures and, more particularly, to self-aligned nanotube structures and methods of manufacture. In embodiments, the nanotube structures are formed from voids between adjacent fin structures. Advantageously, the structures and processes described herein permit scalability in manufacturing at device pitches for current and future technology nodes.
In embodiments, amorphous silicon (α-Si) is deposited over fin structures. The deposition process forms a continuous network of voids between the fin structures. Through control of the device features, such as fin width, fin height, fin profile and α-Si deposition conditions, voids of different dimensions can be formed. More specifically, by changing the space between the fins, changing the height of the fins and/or changing the profile of the fins, the size of the voids can be modulated, i.e., changed. In embodiments, the voids can be modulated by the deposition process of the α-Si material itself. In further embodiments, an annealing process transforms the voids into a network of continuous cavities. The cavities can be filled with various materials for the formation of self-aligned nanotube structures. In this way, the self-aligned nanotube structures can be formed by filling circular cavities which are reshaped from α-Si voids in between fins, by an appropriate anneal process.
In embodiments, the cavities can be filled with a carbon nanotube precursor, e.g., graphene, for the formation of carbon nanotubes. In further embodiments, CMOS type materials can be implemented for the formation of CMOS structures, such as tunnel FETS, for example. In even further embodiments, any material which can fill a cavity, e.g., a heterogeneous material such as SiC, GaAs, or other materials from group III and group V on the periodic table, can be implemented in the processes described herein.
The structures and processes provided herein cover the scope for various products, particularly using a channel of current path, including: carbon nanotubes; high-k/MG (Metal Gate) CMOS; III/V devices; silicon nanotubes; metal wires/conductors; and fuses, amongst other examples. The structures and processes provided herein further allow for various benefits including, e.g., providing circular or near circular cavities which are regular and continuous. In addition, by implementing the structures and processes described herein, it is now possible to form regular nanotube networks in repeatable arrays. Additionally, the structures and processes provided herein are Si CMOS technology compatible and scalable to nanometer (nm) technology. Further, the structures and processes provided herein are self-aligned to dummy fin structures.
The structures of the present disclosure can be manufactured in a number of ways using a number of different tools. In general, though, the methodologies and tools are used to form structures with dimensions in the micrometer and nanometer scale. The methodologies, i.e., technologies, employed to manufacture the structure of the present disclosure have been adopted from integrated circuit (IC) technology. For example, the structures are built on wafers and are realized in films of material patterned by photolithographic processes on the top of a wafer. In particular, the fabrication of the structure uses three basic building blocks: (i) deposition of thin films of material on a substrate, (ii) applying a patterned mask on top of the films by photolithographic imaging, and (iii) etching the films selectively to the mask.
A plurality of fin structures 110 extend from the substrate 105 and are separated by spaces 115 formed between the fin structures 110. The fin structures 110 can be formed by etching the substrate 105 using conventional patterning processes, e.g., conventional sidewall image transfer (SIT) processes or lithography and etching processes depending on the final width of the fin structures 110. For example, in the SIT technique, a mandrel is formed on the substrate 105 using conventional deposition processes, e.g., chemical vapor deposition (CVD). The mandrel material is different than the substrate 105. A resist is formed on the mandrel material, and exposed to light to form a pattern (openings). A RIE is performed through the openings to form the mandrels. Spacers are formed on the sidewalls of the mandrels which are preferably material that is different than the mandrels, and which are formed using conventional deposition processes known to those of skill in the art. More particularly, the spacers can have a width which matches the dimensions of the fin structures 110. The mandrels are removed or stripped using a conventional etching process, selective to the spacer material. An etching is then performed within the spacing of the spacers to form the sub-lithographic features. The sidewall spacers can then be stripped.
A network of voids 130 are formed within and extending through the dummy gate material 125. As should be understood by those of skill in the art, voids 130 can be formed in the dummy gate material 125, e.g., in the spaces 115, during the deposition process, due to a pinch-off phenomenon. In this way, the void formation between each of the fin structures 110 is provided by a pinch off process. More specifically, in embodiments, the voids 130 can be airgaps formed in the α-Si of the dummy gate material 125 by a pinch-off process during the CVD deposition of the α-Si material. In this way, an amorphous material of the dummy gate material 125 is deposited within spaces 115 of the fin structures 110, which results in void formation, i.e., voids 130, between each of the fin structures 110.
In embodiments, the size of the voids 130 can be modulated by changing the features of the surrounding structures. More specifically, the size of the voids 130 can be changed and modulated by changing the space between the fin structures 110, by changing the height or width of the fin structures 110, or by changing the profile of the fin structures 110, amongst other examples. In alternative embodiments, the voids 130 can be modulated by a deposition process, e.g., by the CVD deposition of the α-Si material.
Still referring to FIGS. 3A-3C , the dummy gate material 125 is etched in order to cut the cavities 135 into a plurality of self-aligned cavities 135 between the fin structures 110, using conventional lithography and etching processes, e.g., a RIE process. For example, a resist formed over the dummy gate material 125 is exposed to energy (light) to form a pattern (opening). An etching process with a selective chemistry, e.g., reactive ion etching (RIE), selective to the dummy gate material 125 will be used to form one or more trenches in the dummy gate material 125 through the openings of the resist, resulting in self-aligned cavities 135 between the respective fin structures 110. In this way, the ends of each of the self-aligned cavities 135 will be opened. The etching process will also expose portions of the underlying insulator layer 120. The resist can then be removed by a conventional oxygen ashing process or other known stripants. In this way, the cavities 135 are cut prior to the filling of the cavities 135 with a fill material.
A fill material 145 is deposited over the dielectric material 140 and within the cavities 135 (over the dielectric material 140), forming aligned nanotube structures 150. In this way, the cavities 135 are filled with the filling material 145 so that the aligned nanotube structures 150 are composed of an insulator material and layer in contact with the aligned nanotube structures 150, which is the dielectric material 140, and the fill material 145. In embodiments, the aligned nanotube structures 150 can have any suitable shape. For example, the aligned nanotube structures 150 can have a circular cross-sectional shape, amongst other examples. In embodiments, the aligned nanotube structures 150 are nanotube structures, which are suspended or supported in place initially by the dummy gate material 125. The fill material 145 is any material that can be deposited within the cavity 135 by a conventional deposition process, e.g., ALD. In embodiments, the fill material 145 can be a carbon nanotube precursor material, such as graphene, for the eventual formation of carbon nanotubes. In alternative embodiments, the fill material can be Si or a silicon based material, forming a Si channel. Alternatively, the fill material 145 can be a fiberglass material or a heterogeneous material such as SiG, GaAs, or other materials from group III and group V on the periodic table, amongst other materials. In further alternative embodiments, the fill material 145 can be other CMOS type materials implemented for the formation of CMOS structures, e.g., tunnel FETS. In even further embodiments, the fill material 145 includes an insulator lining and one of a graphene, a silicon material and a heterogeneous material. Following the deposition of the dielectric material 140 and the fill material 145, a polishing process, such as a chemical mechanical polishing (CMP) process, is implemented to remove the dielectric material 140 and the fill material 145 from a top surface of the dummy gate material 125.
The aligned nanotube structures 150 formed in the cavities 135 by the fill material 145 are self-aligned nanotube structures. More specifically, the aligned nanotube structures 150 are self-aligned with respect to the fin structure 110, i.e., within the dummy gate material 125; that is, the aligned nanotube structures 150 are provided and positioned between the adjacent fin structures of the plurality of fin structures 110. In embodiments, the aligned nanotube structures 150 can have various dimensions. For example, the aligned nanotube structures 150 can have a length in a range of 10 nm to 200 nm for example. In embodiments, the cavity 135 can have a diameter of about 10 nm, for example. In this way, the aligned nanotube structures 150 can have a thickness of 3 nm to 50 nm, amongst other examples. It is contemplated herein that the aligned nanotube structures 150 can be manufactured to other dimensions, based on the tooling and materials implemented.
An epitaxial (epi) material 165 is grown from the semiconductor material, i.e., the substrate 105, to form source and drain regions. In embodiments, the epi material 165 can be Si or SiGe, amongst other examples, grown on sides of the spacers 160. In this way, the epitaxial source and drain regions are adjacent to the spacers 160. To grow the epi material 165, a mask can be used to prevent growth of epitaxial material 165 on any unwanted regions of the device, e.g., any exposed semiconductor material. In this way, the epitaxial material 165 can be grown on the substrate 105 only in the source/drain (S/D) regions. As shown in FIG. 6C , the epitaxial material 165 forms source and drain regions adjacent to respective spacers 160 and in contact with end portions of the aligned nanotube structure 150. An insulator layer 170 can be deposited using conventional deposition processes, e.g., CVD, over the epitaxial material 165, followed by a polishing process, e.g., CMP.
In FIGS. 7A-7C , the dummy gate material 125 is removed, i.e., the sacrificial gate, forming trench 175 and exposing the remaining underlying insulator layer 120 and the aligned nanotube structures 150. In embodiments, the dummy gate material 125 is etched using conventional lithography and etching processes, e.g., a RIE process. The dummy gate material 125 is removed for the subsequent formation of the gate structure, about the aligned nanotube structures 150. In embodiments, the aligned nanotube structures 150 will be held in place and supported by the spacers 160.
The gate material 180 can deposited using conventional processes, e.g., a plasma enhanced CVD (PEVCD) process. The gate material 180 can be various materials, such as a poly-Si or a workfunction metal, amongst other examples. The workfunction metal of the gate material 180 can be any metal or combination of metals for a transistor, e.g., PFET and/or NFET, depending on the particular application and design parameters. A Ti, TiN, Ta, TaN, etc. material can be used as the workfunction metal, followed by a conductive gate metal. For example, in embodiments, the conductive gate metal can be a tungsten (W) material. In embodiments, the aligned nanotube structures 150 are supported by the plurality of spacers 160 and the gate material 180 between the spacers 160 and contacting the aligned nanotube structures 150. In further embodiments, the gate material 180 surrounds the aligned nanotube structures 150. In this way, the gate material 180 is between the spacers 160 and in contact with the aligned nanotube structure 150 between the adjacent fin structures 110.
An insulator layer 190 is deposited over the gate structure 185 and the epi materials 165. In embodiments, the insulator layer 190 can be etched to form trenches, exposing the underlying the S/D regions, i.e., the epi materials 165 and the gate material 180. A metal material can then be deposited by CVD within the trenches directly on the epi materials 165 and the gate material 180, followed by a planarization process to the insulator layer 190, e.g., CMP, to form the gate contact 195 and the S/D contacts 195′ and wiring layers.
The method(s) as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
The descriptions of the various embodiments of the present disclosure have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (20)
1. A structure, comprising at least one nanotube structure between adjacent fin structures and supported by a plurality of spacers, and an insulator material between the spacers which contacts the spacers at a bottom surface thereof, the spacers and the insulator material lining the adjacent fin structures.
2. The structure of claim 1 , further comprising a gate material formed around the insulator material, wherein the insulator material is a gate dielectric material which surrounds the at least one nanotube structure.
3. The structure of claim 1 , wherein the at least one nanotube structure is composed of another insulator material and a fill material.
4. The structure of claim 3 , wherein the fill material is a group III or group V material.
5. The structure of claim 3 , wherein the fill material is graphene.
6. The structure of claim 3 , wherein the fill material is a silicon based material.
7. The structure of claim 3 , wherein the insulator material lines the adjacent fin structures and exposed portions of the substrate material.
8. The structure of claim 3 , further comprising epitaxial source and drain regions adjacent to respective spacers and in contact with end portions of the at least one nanotube structure.
9. The structure of claim 8 , further comprising a gate-all-around FET which comprises a gate material surrounding the at least one nanotube structure between the spacers.
10. The structure of claim 9 , wherein the epitaxial source and drain regions are directly on sides of the spacers.
11. The structure of claim 10 , wherein the gate material supports the at least one nanotube structure.
12. The structure of claim 11 , wherein the gate material is in direct contact with the at least one nanotube structure.
13. The structure of claim 12 , further comprising a cavity in which the at least one nanotube structure is formed therein.
14. The structure of claim 13 , wherein the cavity is lined with the insulator material.
15. The structure of claim 14 , wherein the cavity is filled with the fill material.
16. A structure, comprising:
a plurality of fin structures;
an aligned nanotube structure between adjacent fin structures of the plurality of fin structures;
spacers supporting the aligned nanotube structure between the adjacent fin structures;
a material lining the plurality of fin structures which is between and in contact with the spacers between the adjacent fin structures; and
epitaxial source and drain regions adjacent to the spacers and directly on sides of the spacers.
17. The structure of claim 16 , wherein the aligned nanotube structure includes a fill material.
18. The structure of claim 17 , wherein the fill material is one of graphene, a heterogeneous material and a silicon material.
19. The structure of claim 16 , further comprising a gate material surrounding the material and the aligned nanotube structure to form an all-around gate structure, the material being a gate dielectric material.
20. The structure of claim 16 , wherein the aligned nanotube structure has a circular cross-sectional shape.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/793,621 US10170304B1 (en) | 2017-10-25 | 2017-10-25 | Self-aligned nanotube structures |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/793,621 US10170304B1 (en) | 2017-10-25 | 2017-10-25 | Self-aligned nanotube structures |
Publications (1)
Publication Number | Publication Date |
---|---|
US10170304B1 true US10170304B1 (en) | 2019-01-01 |
Family
ID=64739715
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/793,621 Active US10170304B1 (en) | 2017-10-25 | 2017-10-25 | Self-aligned nanotube structures |
Country Status (1)
Country | Link |
---|---|
US (1) | US10170304B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021098546A1 (en) * | 2019-11-19 | 2021-05-27 | 北京元芯碳基集成电路研究院 | Carbon nanotube device and manufacturing method thereof |
US11158738B2 (en) | 2019-06-18 | 2021-10-26 | Samsung Electronics Co., Ltd | Method of forming isolation dielectrics for stacked field effect transistors (FETs) |
US11211493B2 (en) | 2019-06-18 | 2021-12-28 | Samsung Electronics Co., Ltd. | Apparatus and method of modulating threshold voltage for fin field effect transistor (FinFET) and nanosheet FET |
Citations (148)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4536942A (en) | 1982-12-09 | 1985-08-27 | Cornell Research Foundation, Inc. | Fabrication of T-shaped metal lines for semiconductor devices |
US4551905A (en) | 1982-12-09 | 1985-11-12 | Cornell Research Foundation, Inc. | Fabrication of metal lines for semiconductor devices |
US4673960A (en) | 1982-12-09 | 1987-06-16 | Cornell Research Foundation, Inc. | Fabrication of metal lines for semiconductor devices |
US4954307A (en) | 1987-12-31 | 1990-09-04 | Sanken Electric Co., Ltd. | Method for manufacturing plastic encapsulated electronic semiconductor devices |
US5117279A (en) | 1990-03-23 | 1992-05-26 | Motorola, Inc. | Semiconductor device having a low temperature uv-cured epoxy seal |
US5133921A (en) | 1987-12-31 | 1992-07-28 | Sanken Electric Co., Ltd. | Method for manufacturing plastic encapsulated electronic semiconductor devices |
US5497019A (en) | 1994-09-22 | 1996-03-05 | The Aerospace Corporation | Silicon-on-insulator gate-all-around MOSFET devices and fabrication methods |
US5508234A (en) | 1994-10-31 | 1996-04-16 | International Business Machines Corporation | Microcavity structures, fabrication processes, and applications thereof |
US5568499A (en) | 1995-04-07 | 1996-10-22 | Sandia Corporation | Optical device with low electrical and thermal resistance bragg reflectors |
US5828688A (en) | 1995-10-26 | 1998-10-27 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Method and apparatus for linewidth reduction in distributed feedback or distributed bragg reflector semiconductor lasers using vertical emission |
US5909614A (en) | 1997-12-08 | 1999-06-01 | Krivoshlykov; Sergei G. | Method of improving performance of semiconductor light emitting device |
US5919548A (en) | 1996-10-11 | 1999-07-06 | Sandia Corporation | Chemical-mechanical polishing of recessed microelectromechanical devices |
US5943558A (en) | 1996-09-23 | 1999-08-24 | Communications Technology, Inc. | Method of making an assembly package having an air tight cavity and a product made by the method |
US5980629A (en) | 1995-06-14 | 1999-11-09 | Memc Electronic Materials, Inc. | Methods for improving zero dislocation yield of single crystals |
US5990532A (en) | 1997-12-18 | 1999-11-23 | Advanced Micro Devices | Semiconductor arrangement with lightly doped regions under a gate structure |
US5990020A (en) | 1996-12-26 | 1999-11-23 | Lg Semicon Co., Ltd. | Method for forming a conductive plug |
US6205488B1 (en) | 1998-11-13 | 2001-03-20 | Nortel Networks Limited | Internet protocol virtual private network realization using multi-protocol label switching tunnels |
US6262480B1 (en) | 1996-06-28 | 2001-07-17 | Sgs-Thomson Microelectronics S.R.L. | Package for electronic device having a fully insulated dissipator |
US6261926B1 (en) | 2000-05-11 | 2001-07-17 | Mosel Vitelic, Inc. | Method for fabricating field oxide |
US6276295B1 (en) | 1997-07-30 | 2001-08-21 | Applied Materials, Inc. | Thermal reflow method employing microwave energy |
US6312976B1 (en) | 1999-11-22 | 2001-11-06 | Advanced Semiconductor Engineering, Inc. | Method for manufacturing leadless semiconductor chip package |
US6339281B2 (en) | 2000-01-07 | 2002-01-15 | Samsung Sdi Co., Ltd. | Method for fabricating triode-structure carbon nanotube field emitter array |
US6391782B1 (en) | 2000-06-20 | 2002-05-21 | Advanced Micro Devices, Inc. | Process for forming multiple active lines and gate-all-around MOSFET |
US6445122B1 (en) | 2000-02-22 | 2002-09-03 | Industrial Technology Research Institute | Field emission display panel having cathode and anode on the same panel substrate |
US6448709B1 (en) | 1999-09-15 | 2002-09-10 | Industrial Technology Research Institute | Field emission display panel having diode structure and method for fabricating |
US6486599B2 (en) | 2001-03-20 | 2002-11-26 | Industrial Technology Research Institute | Field emission display panel equipped with two cathodes and an anode |
US6495403B1 (en) | 1999-10-05 | 2002-12-17 | Stmicroelectronics S.A. | Gate-all-around semiconductor device and process for fabricating the same |
US6692791B2 (en) | 2001-08-29 | 2004-02-17 | Industrial Technology Research Institute | Method for manufacturing a carbon nanotube field emission display |
US6759746B1 (en) | 2000-03-17 | 2004-07-06 | Robert Bruce Davies | Die attachment and method |
US6765881B1 (en) | 2000-12-06 | 2004-07-20 | Covad Communications Group, Inc. | Virtual L2TP/VPN tunnel network and spanning tree-based method for discovery of L2TP/VPN tunnels and other layer-2 services |
US6823462B1 (en) | 2000-09-07 | 2004-11-23 | International Business Machines Corporation | Virtual private network with multiple tunnels associated with one group name |
US6829709B1 (en) | 2000-05-30 | 2004-12-07 | International Business Machines Corporation | Validation of network communication tunnels |
US6830954B2 (en) | 2000-08-31 | 2004-12-14 | Micron Technology, Inc. | Transfer molding and underfilling method and apparatus |
US20050136585A1 (en) * | 2003-12-23 | 2005-06-23 | Chau Robert S. | Method of fabricating semiconductor devices with replacement, coaxial gate structure |
US7081030B2 (en) * | 2003-03-26 | 2006-07-25 | Tsinghua University | Method for making a carbon nanotube-based field emission display |
US7107613B1 (en) | 2002-03-27 | 2006-09-12 | Cisco Technology, Inc. | Method and apparatus for reducing the number of tunnels used to implement a security policy on a network |
US7147534B2 (en) | 2004-06-04 | 2006-12-12 | Teco Nanotech Co., Ltd. | Patterned carbon nanotube process |
US7207063B1 (en) | 2001-11-15 | 2007-04-17 | Cisco Technology, Inc. | Method and apparatus for determining secure endpoints of tunnels in a network that uses internet security protocol |
US7253060B2 (en) | 2004-06-08 | 2007-08-07 | Samsung Electronics Co., Ltd. | Gate-all-around type of semiconductor device and method of fabricating the same |
US7316943B2 (en) | 2005-07-13 | 2008-01-08 | Seiko Epson Corporation | Method for manufacturing semiconductor apparatus having drain/source on insulator |
US7371677B2 (en) | 2005-09-30 | 2008-05-13 | Freescale Semiconductor, Inc. | Laterally grown nanotubes and method of formation |
US7389534B1 (en) | 2003-06-27 | 2008-06-17 | Nortel Networks Ltd | Method and apparatus for establishing virtual private network tunnels in a wireless network |
US7463580B2 (en) | 2005-12-15 | 2008-12-09 | Corrigent Systems, Ltd. | Resource sharing among network tunnels |
US7508039B2 (en) | 2004-05-04 | 2009-03-24 | State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Portland State University | Carbon nanotube (CNT) multiplexers, circuits, and actuators |
US7535014B2 (en) | 2006-06-09 | 2009-05-19 | The United States Of America As Represented By The Secretary Of The Navy | Integrally gated carbon nanotube field ionizer device and method of manufacture therefor |
US7583674B2 (en) | 2006-11-20 | 2009-09-01 | Alcatel Lucent | Switch and method for supporting internet protocol (IP) network tunnels |
US7590725B1 (en) | 2003-07-01 | 2009-09-15 | Mcafee, Inc. | Network analyzer system, method and computer program product for multi-dimensional analysis of network tunnels |
US7633921B2 (en) | 2006-11-21 | 2009-12-15 | Cisco Technology, Inc. | Mobile network automatic tunnels |
US7644622B2 (en) | 2007-07-13 | 2010-01-12 | Tsinghua University | Micro-electro-mechanical pressure sensor |
US7652308B2 (en) | 2006-02-07 | 2010-01-26 | Samsung Electronics Co., Ltd. | Semiconductor device having gate-all-around structure and method of fabricating the same |
US7719056B2 (en) | 2006-07-11 | 2010-05-18 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a floating body and a plate electrode |
US7771117B2 (en) | 2008-06-13 | 2010-08-10 | Korea Electrotechnology Research Institute | X-ray system for dental diagnosis and oral cancer therapy based on nano-material and method thereof |
US7774837B2 (en) | 2006-06-14 | 2010-08-10 | Cipheroptics, Inc. | Securing network traffic by distributing policies in a hierarchy over secure tunnels |
US7781756B2 (en) | 2004-09-13 | 2010-08-24 | Board Of Trustees Of The University Of Arkansas | Nanotube-porphyrin molecular structure and applications of same |
US7803675B2 (en) | 2006-10-02 | 2010-09-28 | Samsung Electronics Co., Ltd. | Gate-all-around type semiconductor device and method of manufacturing the same |
US7811848B2 (en) | 2005-07-12 | 2010-10-12 | Stmicroelectronics S.R.L. | Method for forming buried cavities within a semiconductor body, and semiconductor body thus made |
US7843918B2 (en) | 2008-01-25 | 2010-11-30 | Cisco Technology, Inc. | Selectively forwarding traffic through tunnels in a computer network |
US7915085B2 (en) | 2003-09-18 | 2011-03-29 | Cree, Inc. | Molded chip fabrication method |
US7923315B2 (en) | 2007-12-21 | 2011-04-12 | Nxp B.V. | Manufacturing method for planar independent-gate or gate-all-around transistors |
US7945696B2 (en) | 2007-11-30 | 2011-05-17 | Cisco Technology, Inc. | Differentiated routing using tunnels in a computer network |
US7961725B2 (en) | 2007-07-31 | 2011-06-14 | Symbol Technologies, Inc. | Enterprise network architecture for implementing a virtual private network for wireless users by mapping wireless LANs to IP tunnels |
US7984495B1 (en) | 2005-03-09 | 2011-07-19 | Sonicwall, Inc. | Method and an apparatus to identify security association of virtual private network tunnels |
US7981715B2 (en) | 2008-07-09 | 2011-07-19 | Commissariat A L'energie Atomique | MEMS/NEMS structure comprising a partially monocrystalline anchor and method for manufacturing same |
US7984369B2 (en) | 2006-01-20 | 2011-07-19 | Silicon Image, Inc. | Concurrent code checker and hardware efficient high-speed I/O having built-in self-test and debug features |
US7995500B2 (en) | 2006-11-30 | 2011-08-09 | Cisco Technology, Inc. | Managing an amount of tunnels in a computer network |
US7995558B1 (en) | 2006-02-08 | 2011-08-09 | Sprint Communications Company L.P. | Association of digital communication network customers with network signaling tunnels |
US8008170B2 (en) | 2008-12-17 | 2011-08-30 | Stanley Electric Co., Ltd. | Method for manufacturing semiconductor device |
US8038795B2 (en) | 2008-07-16 | 2011-10-18 | Raytheon Company | Epitaxial growth and cloning of a precursor chiral nanotube |
US8039919B2 (en) | 2008-05-20 | 2011-10-18 | Samsung Electronics Co., Ltd. | Memory devices having a carbon nanotube |
US8040797B2 (en) | 2007-02-28 | 2011-10-18 | Cisco Technology, Inc. | Sliced tunnels in a computer network |
US8074270B1 (en) | 2003-06-30 | 2011-12-06 | Juniper Networks, Inc. | Automatic configuration of network tunnels |
US8072299B2 (en) | 2008-02-01 | 2011-12-06 | Tsinghua University | Filter |
US8084335B2 (en) | 2008-07-11 | 2011-12-27 | Semiconductor Components Industries, Llc | Method of thinning a semiconductor wafer using a film frame |
US8097515B2 (en) * | 2009-12-04 | 2012-01-17 | International Business Machines Corporation | Self-aligned contacts for nanowire field effect transistors |
US8098649B2 (en) | 2003-04-28 | 2012-01-17 | Alcatel Lucent | Using network transport tunnels to provide service-based data transport |
US8105890B2 (en) | 2005-06-30 | 2012-01-31 | Freescale Semiconductor, Inc. | Method of forming a semiconductor structure |
US8111627B2 (en) | 2007-06-29 | 2012-02-07 | Cisco Technology, Inc. | Discovering configured tunnels between nodes on a path in a data communications network |
US8129800B2 (en) | 2005-08-30 | 2012-03-06 | Samsung Electronics Co., Ltd. | Gate-all-around integrated circuit devices |
US8134220B2 (en) | 2007-06-22 | 2012-03-13 | Nantero Inc. | Two-terminal nanotube devices including a nanotube bridge and methods of making same |
US8165038B2 (en) | 2005-08-19 | 2012-04-24 | Opnet Technologies, Inc. | Network physical connection inference for IP tunnels |
US8173993B2 (en) | 2009-12-04 | 2012-05-08 | International Business Machines Corporation | Gate-all-around nanowire tunnel field effect transistors |
US8199658B2 (en) | 2008-03-14 | 2012-06-12 | Cisco Technology, Inc. | OAM tools for meshed tunnels in a computer network |
US8261617B2 (en) | 2007-12-05 | 2012-09-11 | Electronics And Telecomunications Research Institute | Micro piezoresistive pressure sensor and manufacturing method thereof |
US8316226B1 (en) | 2005-09-14 | 2012-11-20 | Juniper Networks, Inc. | Adaptive transition between layer three and layer four network tunnels |
US8324037B1 (en) | 2011-09-28 | 2012-12-04 | Ishiang Shih | Fabrication methods for HEMT devices and circuits on compound semiconductor materials |
US8324728B2 (en) | 2007-11-30 | 2012-12-04 | Skyworks Solutions, Inc. | Wafer level packaging using flip chip mounting |
US8354721B2 (en) | 2010-02-11 | 2013-01-15 | Shanghai Institute Of Microsystem And Information Technology, Chinese Academy Of Sciences | Gate-all-around CMOSFET devices |
US8360575B2 (en) | 2010-09-28 | 2013-01-29 | Tsinghua University | Eyeglasses and lens for same |
US8361869B2 (en) | 2010-12-08 | 2013-01-29 | Institute of Microelectronics, Chinese Academy of Sciences | Method for manufacturing suspended fin and gate-all-around field effect transistor |
US8384065B2 (en) | 2009-12-04 | 2013-02-26 | International Business Machines Corporation | Gate-all-around nanowire field effect transistors |
US8384991B2 (en) | 2008-06-26 | 2013-02-26 | Cornell University | Saturable absorber using a fiber taper embedded in a nanostructure/polymer composite and lasers using the same |
US8398410B2 (en) | 2010-08-20 | 2013-03-19 | Hon Hai Precision Ind. Co., Ltd. | Socket connector having carbon nanotube contacts for signal transmission and metallic contacts for power transmission |
US8540424B2 (en) | 2009-12-18 | 2013-09-24 | Covidien Lp | Cover for shaft of electronic thermometer probe |
US8540922B2 (en) | 2007-08-27 | 2013-09-24 | Hewlett-Packard Development Company, L.P. | Laser patterning of a carbon nanotube layer |
US8609481B1 (en) | 2012-12-05 | 2013-12-17 | International Business Machines Corporation | Gate-all-around carbon nanotube transistor with selectively doped spacers |
US8674412B2 (en) | 2012-08-13 | 2014-03-18 | International Business Machines Corporation | Contacts-first self-aligned carbon nanotube transistor with gate-all-around |
US8735869B2 (en) | 2012-09-27 | 2014-05-27 | Intel Corporation | Strained gate-all-around semiconductor devices formed on globally or locally isolated substrates |
US8794582B2 (en) | 2010-10-27 | 2014-08-05 | Beijing Funate Innovation Technology Co., Ltd. | Carbon nanotube film supporting structure and method for using same |
US8817364B2 (en) | 2012-01-12 | 2014-08-26 | Korea Advanced Institute Of Science And Technology | Device which produces various types of pulses by controlling the distance between the saturable absorber connectors |
US8835267B2 (en) | 2011-09-29 | 2014-09-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabrication method thereof |
US8843657B2 (en) | 2006-04-21 | 2014-09-23 | Cisco Technology, Inc. | Using multiple tunnels by in-site nodes for securely accessing a wide area network from within a multihomed site |
US8847726B2 (en) | 2010-02-04 | 2014-09-30 | Murata Manufacturing Co., Ltd. | Method for manufacturing ESD protection device and ESD protection device |
US8884441B2 (en) | 2013-02-18 | 2014-11-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process of ultra thick trench etch with multi-slope profile |
US8900951B1 (en) | 2013-09-24 | 2014-12-02 | International Business Machines Corporation | Gate-all-around nanowire MOSFET and method of formation |
US8900931B2 (en) | 2007-12-26 | 2014-12-02 | Skyworks Solutions, Inc. | In-situ cavity integrated circuit package |
US20140353574A1 (en) * | 2012-05-17 | 2014-12-04 | The Board Of Trustees Of The University Of Illinois | Field effect transistor structure comprising a stack of vertically separated channel nanowires |
US8910239B2 (en) | 2012-10-15 | 2014-12-09 | Citrix Systems, Inc. | Providing virtualized private network tunnels |
US8914845B2 (en) | 2012-10-15 | 2014-12-16 | Citrix Systems, Inc. | Providing virtualized private network tunnels |
US8927374B2 (en) | 2011-10-04 | 2015-01-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabrication method thereof |
US8942238B2 (en) | 2011-09-01 | 2015-01-27 | Fujitsu Limited | Apparatus and method for establishing tunnels between nodes in a communication network |
US8944789B2 (en) | 2010-12-10 | 2015-02-03 | National Oilwell Varco, L.P. | Enhanced elastomeric stator insert via reinforcing agent distribution and orientation |
US9000530B2 (en) | 2013-04-23 | 2015-04-07 | International Business Machines Corporation | 6T SRAM architecture for gate-all-around nanowire devices |
US9006829B2 (en) | 2012-08-24 | 2015-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Aligned gate-all-around structure |
US9015384B2 (en) | 2011-05-02 | 2015-04-21 | Apple Inc. | Methods and apparatus for transporting data through network tunnels |
US9023723B2 (en) | 2012-05-31 | 2015-05-05 | Applied Materials, Inc. | Method of fabricating a gate-all-around word line for a vertical channel DRAM |
US9064943B1 (en) | 2014-09-30 | 2015-06-23 | International Business Machines Corporation | Gate-all-around field effect transistor structures and methods |
US9076813B1 (en) | 2013-01-15 | 2015-07-07 | Stc.Unm | Gate-all-around metal-oxide-semiconductor transistors with gate oxides |
US9087850B2 (en) | 2009-07-06 | 2015-07-21 | Renesas Electronics Corporation | Method for manufacturing semiconductor device |
US9100309B2 (en) | 2013-04-15 | 2015-08-04 | International Business Machines Corporation | Identification and classification of web traffic inside encrypted network tunnels |
US9123567B2 (en) | 2011-12-19 | 2015-09-01 | Intel Corporation | CMOS implementation of germanium and III-V nanowires and nanoribbons in gate-all-around architecture |
US9129938B1 (en) | 2014-03-03 | 2015-09-08 | International Business Machines Corporation | Methods of forming germanium-containing and/or III-V nanowire gate-all-around transistors |
US9136343B2 (en) | 2013-01-24 | 2015-09-15 | Intel Corporation | Deep gate-all-around semiconductor device having germanium or group III-V active layer |
US9139427B2 (en) | 2012-04-17 | 2015-09-22 | Infineon Technologies Ag | Methods for producing a cavity within a semiconductor substrate |
US9147579B2 (en) | 2012-08-30 | 2015-09-29 | Fuji Electric Co., Ltd. | Method of manufacturing a semiconductor device and a semiconductor device |
US9263520B2 (en) | 2013-10-10 | 2016-02-16 | Globalfoundries Inc. | Facilitating fabricating gate-all-around nanowire field-effect transistors |
US9281363B2 (en) | 2014-04-18 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company Ltd. | Circuits using gate-all-around technology |
US9281379B1 (en) | 2014-11-19 | 2016-03-08 | International Business Machines Corporation | Gate-all-around fin device |
US9324818B2 (en) | 2014-03-27 | 2016-04-26 | Imec Vzw | Gate-all-around semiconductor device and method of fabricating the same |
US9349656B2 (en) | 2012-05-07 | 2016-05-24 | Qualcomm Incorporated | Method of forming a complementary metal-oxide-semiconductor (CMOS) device |
US9385195B1 (en) | 2015-03-31 | 2016-07-05 | Stmicroelectronics, Inc. | Vertical gate-all-around TFET |
US9397159B2 (en) | 2014-09-12 | 2016-07-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicide region of gate-all-around transistor |
US9406749B2 (en) | 2014-10-02 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company Limited | Method of manufacturing a horizontal gate-all-around transistor having a fin |
US9443978B2 (en) | 2014-07-14 | 2016-09-13 | Samsung Electronics Co., Ltd. | Semiconductor device having gate-all-around transistor and method of manufacturing the same |
US9466610B1 (en) | 2015-03-24 | 2016-10-11 | Macronix International Co., Ltd. | Method of fabricating three-dimensional gate-all-around vertical gate structures and semiconductor devices, and three-dimensional gate-all-round vertical gate structures and semiconductor devices thereof |
US9466699B2 (en) | 2013-12-27 | 2016-10-11 | Shanghai Ic R&D Center Co., Ltd | Manufacturing method for vertical channel gate-all-around MOSFET by epitaxy processes |
US9473385B2 (en) | 2014-03-11 | 2016-10-18 | Sprint Communications Company L.P. | Control of long term evolution (LTE) virtual network elements based on radio network tunnels |
US9472471B1 (en) | 2016-03-01 | 2016-10-18 | International Business Machines Corporation | Hybrid orientation vertically stacked III-V and Ge gate-all-around CMOS |
US9496256B2 (en) | 2014-07-18 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device including a vertical gate-all-around transistor and a planar transistor |
US9496338B2 (en) | 2015-03-17 | 2016-11-15 | International Business Machines Corporation | Wire-last gate-all-around nanowire FET |
US9502507B1 (en) | 2016-02-01 | 2016-11-22 | Globalfoundries Inc. | Methods of forming strained channel regions on FinFET devices |
US9502518B2 (en) | 2014-06-23 | 2016-11-22 | Stmicroelectronics, Inc. | Multi-channel gate-all-around FET |
US9502566B2 (en) | 2013-09-23 | 2016-11-22 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for producing a field effect transistor including forming a gate after forming the source and drain |
US9520466B2 (en) | 2015-03-16 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical gate-all-around field effect transistors and methods of forming same |
US9530841B1 (en) | 2015-11-12 | 2016-12-27 | United Microelectronics Corp. | Gate-all-around nanowire field-effect transistor device |
US9536748B2 (en) | 2014-10-21 | 2017-01-03 | Lam Research Corporation | Use of ion beam etching to generate gate-all-around structure |
US9571457B1 (en) | 2015-12-15 | 2017-02-14 | International Business Machines Corporation | Dynamically defined virtual private network tunnels in hybrid cloud environments |
US9577142B2 (en) | 2014-10-30 | 2017-02-21 | Sumitomo Electric Device Innovations, Inc. | Process for forming semiconductor laser diode implemented with sampled grating |
US9583567B2 (en) | 2015-06-25 | 2017-02-28 | International Business Machines Corporation | III-V gate-all-around field effect transistor using aspect ratio trapping |
-
2017
- 2017-10-25 US US15/793,621 patent/US10170304B1/en active Active
Patent Citations (197)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4536942A (en) | 1982-12-09 | 1985-08-27 | Cornell Research Foundation, Inc. | Fabrication of T-shaped metal lines for semiconductor devices |
US4551905A (en) | 1982-12-09 | 1985-11-12 | Cornell Research Foundation, Inc. | Fabrication of metal lines for semiconductor devices |
US4673960A (en) | 1982-12-09 | 1987-06-16 | Cornell Research Foundation, Inc. | Fabrication of metal lines for semiconductor devices |
US4954307A (en) | 1987-12-31 | 1990-09-04 | Sanken Electric Co., Ltd. | Method for manufacturing plastic encapsulated electronic semiconductor devices |
US5133921A (en) | 1987-12-31 | 1992-07-28 | Sanken Electric Co., Ltd. | Method for manufacturing plastic encapsulated electronic semiconductor devices |
US5117279A (en) | 1990-03-23 | 1992-05-26 | Motorola, Inc. | Semiconductor device having a low temperature uv-cured epoxy seal |
US5497019A (en) | 1994-09-22 | 1996-03-05 | The Aerospace Corporation | Silicon-on-insulator gate-all-around MOSFET devices and fabrication methods |
US5580802A (en) | 1994-09-22 | 1996-12-03 | Aerospace Corp | Silicon-on-insulator gate-all-around mosfet fabrication methods |
US5508234A (en) | 1994-10-31 | 1996-04-16 | International Business Machines Corporation | Microcavity structures, fabrication processes, and applications thereof |
US5514832A (en) | 1994-10-31 | 1996-05-07 | International Business Machines Corporation | Microcavity structures, fabrication processes, and applications thereof |
US5666000A (en) | 1994-10-31 | 1997-09-09 | International Business Machines Corporation | Microcavity capacitive device |
US5568499A (en) | 1995-04-07 | 1996-10-22 | Sandia Corporation | Optical device with low electrical and thermal resistance bragg reflectors |
US5980629A (en) | 1995-06-14 | 1999-11-09 | Memc Electronic Materials, Inc. | Methods for improving zero dislocation yield of single crystals |
US5828688A (en) | 1995-10-26 | 1998-10-27 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Method and apparatus for linewidth reduction in distributed feedback or distributed bragg reflector semiconductor lasers using vertical emission |
US6075805A (en) | 1995-10-26 | 2000-06-13 | The United States Of American As Represented By The Administrator Of The National Aeronautics And Space Administration | Apparatus for linewidth reduction in distributed feedback or distributed Bragg reflector semiconductor lasers using vertical emission |
US6262480B1 (en) | 1996-06-28 | 2001-07-17 | Sgs-Thomson Microelectronics S.R.L. | Package for electronic device having a fully insulated dissipator |
US5943558A (en) | 1996-09-23 | 1999-08-24 | Communications Technology, Inc. | Method of making an assembly package having an air tight cavity and a product made by the method |
US5919548A (en) | 1996-10-11 | 1999-07-06 | Sandia Corporation | Chemical-mechanical polishing of recessed microelectromechanical devices |
US5990020A (en) | 1996-12-26 | 1999-11-23 | Lg Semicon Co., Ltd. | Method for forming a conductive plug |
US6276295B1 (en) | 1997-07-30 | 2001-08-21 | Applied Materials, Inc. | Thermal reflow method employing microwave energy |
US5909614A (en) | 1997-12-08 | 1999-06-01 | Krivoshlykov; Sergei G. | Method of improving performance of semiconductor light emitting device |
US5990532A (en) | 1997-12-18 | 1999-11-23 | Advanced Micro Devices | Semiconductor arrangement with lightly doped regions under a gate structure |
US6205488B1 (en) | 1998-11-13 | 2001-03-20 | Nortel Networks Limited | Internet protocol virtual private network realization using multi-protocol label switching tunnels |
US6448709B1 (en) | 1999-09-15 | 2002-09-10 | Industrial Technology Research Institute | Field emission display panel having diode structure and method for fabricating |
US6495403B1 (en) | 1999-10-05 | 2002-12-17 | Stmicroelectronics S.A. | Gate-all-around semiconductor device and process for fabricating the same |
US6312976B1 (en) | 1999-11-22 | 2001-11-06 | Advanced Semiconductor Engineering, Inc. | Method for manufacturing leadless semiconductor chip package |
US6339281B2 (en) | 2000-01-07 | 2002-01-15 | Samsung Sdi Co., Ltd. | Method for fabricating triode-structure carbon nanotube field emitter array |
US6445122B1 (en) | 2000-02-22 | 2002-09-03 | Industrial Technology Research Institute | Field emission display panel having cathode and anode on the same panel substrate |
US6759746B1 (en) | 2000-03-17 | 2004-07-06 | Robert Bruce Davies | Die attachment and method |
US6261926B1 (en) | 2000-05-11 | 2001-07-17 | Mosel Vitelic, Inc. | Method for fabricating field oxide |
US6829709B1 (en) | 2000-05-30 | 2004-12-07 | International Business Machines Corporation | Validation of network communication tunnels |
US6391782B1 (en) | 2000-06-20 | 2002-05-21 | Advanced Micro Devices, Inc. | Process for forming multiple active lines and gate-all-around MOSFET |
US6830954B2 (en) | 2000-08-31 | 2004-12-14 | Micron Technology, Inc. | Transfer molding and underfilling method and apparatus |
US6838319B1 (en) | 2000-08-31 | 2005-01-04 | Micron Technology, Inc. | Transfer molding and underfilling method and apparatus including orienting the active surface of a semiconductor substrate substantially vertically |
US6863516B2 (en) | 2000-08-31 | 2005-03-08 | Micron Technology, Inc. | Transfer molding and underfilling apparatus |
US6823462B1 (en) | 2000-09-07 | 2004-11-23 | International Business Machines Corporation | Virtual private network with multiple tunnels associated with one group name |
US6765881B1 (en) | 2000-12-06 | 2004-07-20 | Covad Communications Group, Inc. | Virtual L2TP/VPN tunnel network and spanning tree-based method for discovery of L2TP/VPN tunnels and other layer-2 services |
US6486599B2 (en) | 2001-03-20 | 2002-11-26 | Industrial Technology Research Institute | Field emission display panel equipped with two cathodes and an anode |
US6692791B2 (en) | 2001-08-29 | 2004-02-17 | Industrial Technology Research Institute | Method for manufacturing a carbon nanotube field emission display |
US7207063B1 (en) | 2001-11-15 | 2007-04-17 | Cisco Technology, Inc. | Method and apparatus for determining secure endpoints of tunnels in a network that uses internet security protocol |
US7107613B1 (en) | 2002-03-27 | 2006-09-12 | Cisco Technology, Inc. | Method and apparatus for reducing the number of tunnels used to implement a security policy on a network |
US7081030B2 (en) * | 2003-03-26 | 2006-07-25 | Tsinghua University | Method for making a carbon nanotube-based field emission display |
US8098649B2 (en) | 2003-04-28 | 2012-01-17 | Alcatel Lucent | Using network transport tunnels to provide service-based data transport |
US7389534B1 (en) | 2003-06-27 | 2008-06-17 | Nortel Networks Ltd | Method and apparatus for establishing virtual private network tunnels in a wireless network |
US8074270B1 (en) | 2003-06-30 | 2011-12-06 | Juniper Networks, Inc. | Automatic configuration of network tunnels |
US7590725B1 (en) | 2003-07-01 | 2009-09-15 | Mcafee, Inc. | Network analyzer system, method and computer program product for multi-dimensional analysis of network tunnels |
US9093616B2 (en) | 2003-09-18 | 2015-07-28 | Cree, Inc. | Molded chip fabrication method and apparatus |
US9105817B2 (en) | 2003-09-18 | 2015-08-11 | Cree, Inc. | Molded chip fabrication method and apparatus |
US7915085B2 (en) | 2003-09-18 | 2011-03-29 | Cree, Inc. | Molded chip fabrication method |
US20050136585A1 (en) * | 2003-12-23 | 2005-06-23 | Chau Robert S. | Method of fabricating semiconductor devices with replacement, coaxial gate structure |
US7508039B2 (en) | 2004-05-04 | 2009-03-24 | State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Portland State University | Carbon nanotube (CNT) multiplexers, circuits, and actuators |
US7147534B2 (en) | 2004-06-04 | 2006-12-12 | Teco Nanotech Co., Ltd. | Patterned carbon nanotube process |
US7253060B2 (en) | 2004-06-08 | 2007-08-07 | Samsung Electronics Co., Ltd. | Gate-all-around type of semiconductor device and method of fabricating the same |
US7781756B2 (en) | 2004-09-13 | 2010-08-24 | Board Of Trustees Of The University Of Arkansas | Nanotube-porphyrin molecular structure and applications of same |
US7984495B1 (en) | 2005-03-09 | 2011-07-19 | Sonicwall, Inc. | Method and an apparatus to identify security association of virtual private network tunnels |
US8587070B2 (en) | 2005-06-30 | 2013-11-19 | Freescale Semiconductor, Inc. | Method of forming a semiconductor structure |
US8105890B2 (en) | 2005-06-30 | 2012-01-31 | Freescale Semiconductor, Inc. | Method of forming a semiconductor structure |
US8420428B2 (en) | 2005-07-12 | 2013-04-16 | Stmicroelectronics S.R.L. | Method for forming buried cavities within a semiconductor body, and semiconductor body thus made |
US7811848B2 (en) | 2005-07-12 | 2010-10-12 | Stmicroelectronics S.R.L. | Method for forming buried cavities within a semiconductor body, and semiconductor body thus made |
US7316943B2 (en) | 2005-07-13 | 2008-01-08 | Seiko Epson Corporation | Method for manufacturing semiconductor apparatus having drain/source on insulator |
US8165038B2 (en) | 2005-08-19 | 2012-04-24 | Opnet Technologies, Inc. | Network physical connection inference for IP tunnels |
US8835993B2 (en) | 2005-08-30 | 2014-09-16 | Samsung Electronics Co., Ltd. | Gate-all-around integrated circuit devices |
US8129800B2 (en) | 2005-08-30 | 2012-03-06 | Samsung Electronics Co., Ltd. | Gate-all-around integrated circuit devices |
US8316226B1 (en) | 2005-09-14 | 2012-11-20 | Juniper Networks, Inc. | Adaptive transition between layer three and layer four network tunnels |
US7371677B2 (en) | 2005-09-30 | 2008-05-13 | Freescale Semiconductor, Inc. | Laterally grown nanotubes and method of formation |
US7772584B2 (en) | 2005-09-30 | 2010-08-10 | Freescale Semiconductor, Inc. | Laterally grown nanotubes and method of formation |
US7463580B2 (en) | 2005-12-15 | 2008-12-09 | Corrigent Systems, Ltd. | Resource sharing among network tunnels |
US7984369B2 (en) | 2006-01-20 | 2011-07-19 | Silicon Image, Inc. | Concurrent code checker and hardware efficient high-speed I/O having built-in self-test and debug features |
US7652308B2 (en) | 2006-02-07 | 2010-01-26 | Samsung Electronics Co., Ltd. | Semiconductor device having gate-all-around structure and method of fabricating the same |
US7995558B1 (en) | 2006-02-08 | 2011-08-09 | Sprint Communications Company L.P. | Association of digital communication network customers with network signaling tunnels |
US8843657B2 (en) | 2006-04-21 | 2014-09-23 | Cisco Technology, Inc. | Using multiple tunnels by in-site nodes for securely accessing a wide area network from within a multihomed site |
US7919338B2 (en) | 2006-06-09 | 2011-04-05 | Hsu David S Y | Method of making an integrally gated carbon nanotube field ionizer device |
US7535014B2 (en) | 2006-06-09 | 2009-05-19 | The United States Of America As Represented By The Secretary Of The Navy | Integrally gated carbon nanotube field ionizer device and method of manufacture therefor |
US7774837B2 (en) | 2006-06-14 | 2010-08-10 | Cipheroptics, Inc. | Securing network traffic by distributing policies in a hierarchy over secure tunnels |
US8327437B2 (en) | 2006-06-14 | 2012-12-04 | Certes Networks, Inc. | Securing network traffic by distributing policies in a hierarchy over secure tunnels |
US7719056B2 (en) | 2006-07-11 | 2010-05-18 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a floating body and a plate electrode |
US7803675B2 (en) | 2006-10-02 | 2010-09-28 | Samsung Electronics Co., Ltd. | Gate-all-around type semiconductor device and method of manufacturing the same |
US8395218B2 (en) | 2006-10-02 | 2013-03-12 | Samsung Electronics Co., Ltd. | Gate-all-around type semiconductor device and method of manufacturing the same |
US7583674B2 (en) | 2006-11-20 | 2009-09-01 | Alcatel Lucent | Switch and method for supporting internet protocol (IP) network tunnels |
US7633921B2 (en) | 2006-11-21 | 2009-12-15 | Cisco Technology, Inc. | Mobile network automatic tunnels |
US7995500B2 (en) | 2006-11-30 | 2011-08-09 | Cisco Technology, Inc. | Managing an amount of tunnels in a computer network |
US8040797B2 (en) | 2007-02-28 | 2011-10-18 | Cisco Technology, Inc. | Sliced tunnels in a computer network |
US8634292B2 (en) | 2007-02-28 | 2014-01-21 | Cisco Technology, Inc. | Sliced tunnels in a computer network |
US8134220B2 (en) | 2007-06-22 | 2012-03-13 | Nantero Inc. | Two-terminal nanotube devices including a nanotube bridge and methods of making same |
US8111627B2 (en) | 2007-06-29 | 2012-02-07 | Cisco Technology, Inc. | Discovering configured tunnels between nodes on a path in a data communications network |
US7644622B2 (en) | 2007-07-13 | 2010-01-12 | Tsinghua University | Micro-electro-mechanical pressure sensor |
US7961725B2 (en) | 2007-07-31 | 2011-06-14 | Symbol Technologies, Inc. | Enterprise network architecture for implementing a virtual private network for wireless users by mapping wireless LANs to IP tunnels |
US8540922B2 (en) | 2007-08-27 | 2013-09-24 | Hewlett-Packard Development Company, L.P. | Laser patterning of a carbon nanotube layer |
US7945696B2 (en) | 2007-11-30 | 2011-05-17 | Cisco Technology, Inc. | Differentiated routing using tunnels in a computer network |
US8809116B2 (en) | 2007-11-30 | 2014-08-19 | Skyworks Solutions, Inc. | Method for wafer level packaging of electronic devices |
US8324728B2 (en) | 2007-11-30 | 2012-12-04 | Skyworks Solutions, Inc. | Wafer level packaging using flip chip mounting |
US8261617B2 (en) | 2007-12-05 | 2012-09-11 | Electronics And Telecomunications Research Institute | Micro piezoresistive pressure sensor and manufacturing method thereof |
US7923315B2 (en) | 2007-12-21 | 2011-04-12 | Nxp B.V. | Manufacturing method for planar independent-gate or gate-all-around transistors |
US8900931B2 (en) | 2007-12-26 | 2014-12-02 | Skyworks Solutions, Inc. | In-situ cavity integrated circuit package |
US7843918B2 (en) | 2008-01-25 | 2010-11-30 | Cisco Technology, Inc. | Selectively forwarding traffic through tunnels in a computer network |
US8248187B2 (en) | 2008-02-01 | 2012-08-21 | Tsinghua University | Filter |
US8410870B2 (en) | 2008-02-01 | 2013-04-02 | Tsinghua University | Filter |
US8072299B2 (en) | 2008-02-01 | 2011-12-06 | Tsinghua University | Filter |
US8199658B2 (en) | 2008-03-14 | 2012-06-12 | Cisco Technology, Inc. | OAM tools for meshed tunnels in a computer network |
US8039919B2 (en) | 2008-05-20 | 2011-10-18 | Samsung Electronics Co., Ltd. | Memory devices having a carbon nanotube |
US7771117B2 (en) | 2008-06-13 | 2010-08-10 | Korea Electrotechnology Research Institute | X-ray system for dental diagnosis and oral cancer therapy based on nano-material and method thereof |
US8384991B2 (en) | 2008-06-26 | 2013-02-26 | Cornell University | Saturable absorber using a fiber taper embedded in a nanostructure/polymer composite and lasers using the same |
US7981715B2 (en) | 2008-07-09 | 2011-07-19 | Commissariat A L'energie Atomique | MEMS/NEMS structure comprising a partially monocrystalline anchor and method for manufacturing same |
US8084335B2 (en) | 2008-07-11 | 2011-12-27 | Semiconductor Components Industries, Llc | Method of thinning a semiconductor wafer using a film frame |
US8038795B2 (en) | 2008-07-16 | 2011-10-18 | Raytheon Company | Epitaxial growth and cloning of a precursor chiral nanotube |
US8008170B2 (en) | 2008-12-17 | 2011-08-30 | Stanley Electric Co., Ltd. | Method for manufacturing semiconductor device |
US9263274B2 (en) | 2009-07-06 | 2016-02-16 | Renesas Electronics Corporation | Method for manufacturing semiconductor device |
US9087850B2 (en) | 2009-07-06 | 2015-07-21 | Renesas Electronics Corporation | Method for manufacturing semiconductor device |
US8097515B2 (en) * | 2009-12-04 | 2012-01-17 | International Business Machines Corporation | Self-aligned contacts for nanowire field effect transistors |
US8173993B2 (en) | 2009-12-04 | 2012-05-08 | International Business Machines Corporation | Gate-all-around nanowire tunnel field effect transistors |
US8384065B2 (en) | 2009-12-04 | 2013-02-26 | International Business Machines Corporation | Gate-all-around nanowire field effect transistors |
US9095873B2 (en) | 2009-12-18 | 2015-08-04 | Covidien Lp | Method for making cover for shaft of electronic thermometer probe |
US8540424B2 (en) | 2009-12-18 | 2013-09-24 | Covidien Lp | Cover for shaft of electronic thermometer probe |
US8847726B2 (en) | 2010-02-04 | 2014-09-30 | Murata Manufacturing Co., Ltd. | Method for manufacturing ESD protection device and ESD protection device |
US8354721B2 (en) | 2010-02-11 | 2013-01-15 | Shanghai Institute Of Microsystem And Information Technology, Chinese Academy Of Sciences | Gate-all-around CMOSFET devices |
US8398410B2 (en) | 2010-08-20 | 2013-03-19 | Hon Hai Precision Ind. Co., Ltd. | Socket connector having carbon nanotube contacts for signal transmission and metallic contacts for power transmission |
US8360575B2 (en) | 2010-09-28 | 2013-01-29 | Tsinghua University | Eyeglasses and lens for same |
US8794582B2 (en) | 2010-10-27 | 2014-08-05 | Beijing Funate Innovation Technology Co., Ltd. | Carbon nanotube film supporting structure and method for using same |
US8361869B2 (en) | 2010-12-08 | 2013-01-29 | Institute of Microelectronics, Chinese Academy of Sciences | Method for manufacturing suspended fin and gate-all-around field effect transistor |
US8944789B2 (en) | 2010-12-10 | 2015-02-03 | National Oilwell Varco, L.P. | Enhanced elastomeric stator insert via reinforcing agent distribution and orientation |
US9015384B2 (en) | 2011-05-02 | 2015-04-21 | Apple Inc. | Methods and apparatus for transporting data through network tunnels |
US8942238B2 (en) | 2011-09-01 | 2015-01-27 | Fujitsu Limited | Apparatus and method for establishing tunnels between nodes in a communication network |
US8324037B1 (en) | 2011-09-28 | 2012-12-04 | Ishiang Shih | Fabrication methods for HEMT devices and circuits on compound semiconductor materials |
US8835267B2 (en) | 2011-09-29 | 2014-09-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabrication method thereof |
US8927374B2 (en) | 2011-10-04 | 2015-01-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabrication method thereof |
US9123567B2 (en) | 2011-12-19 | 2015-09-01 | Intel Corporation | CMOS implementation of germanium and III-V nanowires and nanoribbons in gate-all-around architecture |
US9666492B2 (en) | 2011-12-19 | 2017-05-30 | Intel Corporation | CMOS implementation of germanium and III-V nanowires and nanoribbons in gate-all-around architecture |
US8817364B2 (en) | 2012-01-12 | 2014-08-26 | Korea Advanced Institute Of Science And Technology | Device which produces various types of pulses by controlling the distance between the saturable absorber connectors |
US9139427B2 (en) | 2012-04-17 | 2015-09-22 | Infineon Technologies Ag | Methods for producing a cavity within a semiconductor substrate |
US9349656B2 (en) | 2012-05-07 | 2016-05-24 | Qualcomm Incorporated | Method of forming a complementary metal-oxide-semiconductor (CMOS) device |
US20140353574A1 (en) * | 2012-05-17 | 2014-12-04 | The Board Of Trustees Of The University Of Illinois | Field effect transistor structure comprising a stack of vertically separated channel nanowires |
US9023723B2 (en) | 2012-05-31 | 2015-05-05 | Applied Materials, Inc. | Method of fabricating a gate-all-around word line for a vertical channel DRAM |
US8741756B2 (en) | 2012-08-13 | 2014-06-03 | International Business Machines Corporation | Contacts-first self-aligned carbon nanotube transistor with gate-all-around |
US8674412B2 (en) | 2012-08-13 | 2014-03-18 | International Business Machines Corporation | Contacts-first self-aligned carbon nanotube transistor with gate-all-around |
US9006829B2 (en) | 2012-08-24 | 2015-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Aligned gate-all-around structure |
US9412828B2 (en) | 2012-08-24 | 2016-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Aligned gate-all-around structure |
US9147579B2 (en) | 2012-08-30 | 2015-09-29 | Fuji Electric Co., Ltd. | Method of manufacturing a semiconductor device and a semiconductor device |
US8735869B2 (en) | 2012-09-27 | 2014-05-27 | Intel Corporation | Strained gate-all-around semiconductor devices formed on globally or locally isolated substrates |
US9484272B2 (en) | 2012-09-27 | 2016-11-01 | Intel Corporation | Methods for fabricating strained gate-all-around semiconductor devices by fin oxidation using an undercut etch-stop layer |
US9521117B2 (en) | 2012-10-15 | 2016-12-13 | Citrix Systems, Inc. | Providing virtualized private network tunnels |
US8931078B2 (en) | 2012-10-15 | 2015-01-06 | Citrix Systems, Inc. | Providing virtualized private network tunnels |
US8910239B2 (en) | 2012-10-15 | 2014-12-09 | Citrix Systems, Inc. | Providing virtualized private network tunnels |
US8914845B2 (en) | 2012-10-15 | 2014-12-16 | Citrix Systems, Inc. | Providing virtualized private network tunnels |
US8609481B1 (en) | 2012-12-05 | 2013-12-17 | International Business Machines Corporation | Gate-all-around carbon nanotube transistor with selectively doped spacers |
US9000499B2 (en) | 2012-12-05 | 2015-04-07 | International Business Machines Corporation | Gate-all-around carbon nanotube transistor with selectively doped spacers |
US9076813B1 (en) | 2013-01-15 | 2015-07-07 | Stc.Unm | Gate-all-around metal-oxide-semiconductor transistors with gate oxides |
US9257535B2 (en) | 2013-01-15 | 2016-02-09 | Stc.Unm | Gate-all-around metal-oxide-semiconductor transistors with gate oxides |
US9337291B2 (en) | 2013-01-24 | 2016-05-10 | Intel Corporation | Deep gate-all-around semiconductor device having germanium or group III-V active layer |
US9136343B2 (en) | 2013-01-24 | 2015-09-15 | Intel Corporation | Deep gate-all-around semiconductor device having germanium or group III-V active layer |
US9640671B2 (en) | 2013-01-24 | 2017-05-02 | Intel Corporation | Deep gate-all-around semiconductor device having germanium or group III-V active layer |
US8884441B2 (en) | 2013-02-18 | 2014-11-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process of ultra thick trench etch with multi-slope profile |
US9106536B2 (en) | 2013-04-15 | 2015-08-11 | International Business Machines Corporation | Identification and classification of web traffic inside encrypted network tunnels |
US9491078B2 (en) | 2013-04-15 | 2016-11-08 | International Business Machines Corporation | Identification and classification of web traffic inside encrypted network tunnels |
US9100309B2 (en) | 2013-04-15 | 2015-08-04 | International Business Machines Corporation | Identification and classification of web traffic inside encrypted network tunnels |
US9000530B2 (en) | 2013-04-23 | 2015-04-07 | International Business Machines Corporation | 6T SRAM architecture for gate-all-around nanowire devices |
US9034704B2 (en) | 2013-04-23 | 2015-05-19 | International Business Machines Corporation | 6T SRAM architecture for gate-all-around nanowire devices |
US9502566B2 (en) | 2013-09-23 | 2016-11-22 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for producing a field effect transistor including forming a gate after forming the source and drain |
US9324795B2 (en) | 2013-09-24 | 2016-04-26 | Globalfoundries Inc. | Gate-all-around nanowire MOSFET and method of formation |
US8969934B1 (en) | 2013-09-24 | 2015-03-03 | International Business Machines Corporation | Gate-all-around nanowire MOSFET and method of formation |
US9324797B2 (en) | 2013-09-24 | 2016-04-26 | Globalfoundries Inc. | Gate-all-around nanowire MOSFET and method of formation |
US9324796B2 (en) | 2013-09-24 | 2016-04-26 | Globalfoundries Inc. | Gate-all-around nanowire MOSFET and method of formation |
US9299777B2 (en) | 2013-09-24 | 2016-03-29 | Globalfoundries Inc. | Gate-all-around nanowire MOSFET and method of formation |
US9293532B2 (en) | 2013-09-24 | 2016-03-22 | Globalfoundries Inc. | Gate-all-around nanowire MOSFET and method of formation |
US8900951B1 (en) | 2013-09-24 | 2014-12-02 | International Business Machines Corporation | Gate-all-around nanowire MOSFET and method of formation |
US9443948B2 (en) | 2013-09-24 | 2016-09-13 | International Business Machines Corporation | Gate-all-around nanowire MOSFET and method of formation |
US9263520B2 (en) | 2013-10-10 | 2016-02-16 | Globalfoundries Inc. | Facilitating fabricating gate-all-around nanowire field-effect transistors |
US9466699B2 (en) | 2013-12-27 | 2016-10-11 | Shanghai Ic R&D Center Co., Ltd | Manufacturing method for vertical channel gate-all-around MOSFET by epitaxy processes |
US9129938B1 (en) | 2014-03-03 | 2015-09-08 | International Business Machines Corporation | Methods of forming germanium-containing and/or III-V nanowire gate-all-around transistors |
US9473385B2 (en) | 2014-03-11 | 2016-10-18 | Sprint Communications Company L.P. | Control of long term evolution (LTE) virtual network elements based on radio network tunnels |
US9601488B2 (en) | 2014-03-27 | 2017-03-21 | Imec Vzw | Gate-all-around semiconductor device and method of fabricating the same |
US9324818B2 (en) | 2014-03-27 | 2016-04-26 | Imec Vzw | Gate-all-around semiconductor device and method of fabricating the same |
US9281363B2 (en) | 2014-04-18 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company Ltd. | Circuits using gate-all-around technology |
US9627479B2 (en) | 2014-04-18 | 2017-04-18 | Taiwan Semiconductor Manufacturing Company Ltd. | Circuits using gate-all-around technology |
US9502518B2 (en) | 2014-06-23 | 2016-11-22 | Stmicroelectronics, Inc. | Multi-channel gate-all-around FET |
US9653361B2 (en) | 2014-07-14 | 2017-05-16 | Samsung Electronics Co., Ltd. | Semiconductor device having gate-all-around transistor and method of manufacturing the same |
US9443978B2 (en) | 2014-07-14 | 2016-09-13 | Samsung Electronics Co., Ltd. | Semiconductor device having gate-all-around transistor and method of manufacturing the same |
US9496256B2 (en) | 2014-07-18 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device including a vertical gate-all-around transistor and a planar transistor |
US9397159B2 (en) | 2014-09-12 | 2016-07-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicide region of gate-all-around transistor |
US9064943B1 (en) | 2014-09-30 | 2015-06-23 | International Business Machines Corporation | Gate-all-around field effect transistor structures and methods |
US9406749B2 (en) | 2014-10-02 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company Limited | Method of manufacturing a horizontal gate-all-around transistor having a fin |
US9536748B2 (en) | 2014-10-21 | 2017-01-03 | Lam Research Corporation | Use of ion beam etching to generate gate-all-around structure |
US9577142B2 (en) | 2014-10-30 | 2017-02-21 | Sumitomo Electric Device Innovations, Inc. | Process for forming semiconductor laser diode implemented with sampled grating |
US9281379B1 (en) | 2014-11-19 | 2016-03-08 | International Business Machines Corporation | Gate-all-around fin device |
US9590108B2 (en) | 2014-11-19 | 2017-03-07 | International Business Machines Corporation | Gate-all-around fin device |
US9397163B2 (en) | 2014-11-19 | 2016-07-19 | International Business Machines Corporation | Gate-all-around fin device |
US9520466B2 (en) | 2015-03-16 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical gate-all-around field effect transistors and methods of forming same |
US9496338B2 (en) | 2015-03-17 | 2016-11-15 | International Business Machines Corporation | Wire-last gate-all-around nanowire FET |
US9466610B1 (en) | 2015-03-24 | 2016-10-11 | Macronix International Co., Ltd. | Method of fabricating three-dimensional gate-all-around vertical gate structures and semiconductor devices, and three-dimensional gate-all-round vertical gate structures and semiconductor devices thereof |
US9653585B2 (en) | 2015-03-31 | 2017-05-16 | Stmicroelectronics, Inc. | Vertical gate-all-around TFET |
US9385195B1 (en) | 2015-03-31 | 2016-07-05 | Stmicroelectronics, Inc. | Vertical gate-all-around TFET |
US9590107B2 (en) | 2015-06-25 | 2017-03-07 | International Business Machines Corporation | III-V gate-all-around field effect transistor using aspect ratio trapping |
US9583567B2 (en) | 2015-06-25 | 2017-02-28 | International Business Machines Corporation | III-V gate-all-around field effect transistor using aspect ratio trapping |
US9530841B1 (en) | 2015-11-12 | 2016-12-27 | United Microelectronics Corp. | Gate-all-around nanowire field-effect transistor device |
US9571457B1 (en) | 2015-12-15 | 2017-02-14 | International Business Machines Corporation | Dynamically defined virtual private network tunnels in hybrid cloud environments |
US9502507B1 (en) | 2016-02-01 | 2016-11-22 | Globalfoundries Inc. | Methods of forming strained channel regions on FinFET devices |
US9472471B1 (en) | 2016-03-01 | 2016-10-18 | International Business Machines Corporation | Hybrid orientation vertically stacked III-V and Ge gate-all-around CMOS |
US9659829B1 (en) | 2016-03-01 | 2017-05-23 | International Business Machines Corporation | Hybrid orientation vertically stacked III-V and Ge gate-all-around CMOS |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11158738B2 (en) | 2019-06-18 | 2021-10-26 | Samsung Electronics Co., Ltd | Method of forming isolation dielectrics for stacked field effect transistors (FETs) |
US11211493B2 (en) | 2019-06-18 | 2021-12-28 | Samsung Electronics Co., Ltd. | Apparatus and method of modulating threshold voltage for fin field effect transistor (FinFET) and nanosheet FET |
WO2021098546A1 (en) * | 2019-11-19 | 2021-05-27 | 北京元芯碳基集成电路研究院 | Carbon nanotube device and manufacturing method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10943831B2 (en) | Vertical field effect transistors | |
CN111490012B (en) | Semiconductor device structure and method for forming the same | |
US10304941B2 (en) | Replacement metal gate structures | |
KR101369134B1 (en) | Nanowire mesh device and method of fabricating same | |
US8008146B2 (en) | Different thickness oxide silicon nanowire field effect transistors | |
US12027607B2 (en) | Methods for GAA I/O formation by selective epi regrowth | |
US10170304B1 (en) | Self-aligned nanotube structures | |
US9837553B1 (en) | Vertical field effect transistor | |
US10741559B2 (en) | Spacer for trench epitaxial structures | |
US9825143B1 (en) | Single spacer tunnel on stack nanowire | |
US11810812B2 (en) | Single diffusion cut for gate structures | |
US20180108732A1 (en) | Notched fin structures and methods of manufacture | |
US10777465B2 (en) | Integration of vertical-transport transistors and planar transistors | |
US10224330B2 (en) | Self-aligned junction structures | |
US11239119B2 (en) | Replacement bottom spacer for vertical transport field effect transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |