Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Віктор Анатолійович Краснобаєв, Аліна Сергіївна Янко, Сергій Олександрович КошманfiledCriticalВіктор Анатолійович Краснобаєв
Priority to UAU201401726UpriorityCriticalpatent/UA91321U/en
Publication of UA91321UpublicationCriticalpatent/UA91321U/en
A device for realization of multiplication operator of two numbers in residue class comprises first and second device inputs, first and second input registers, modulo 2 adder, group of OR gates, output register, device output. The device comprises n devices for multiplication of two residuesandofandnumbers modulo(;- number of moduli) of residue class, receiving register, group of AND gates, group of logic gates and moduloadder.
UAU201401726U2014-02-242014-02-24Device for realization of multiplication operator of two numbers in residue class
UA91321U
(en)