Национальный Аэрокосмический Университет Им. Н.Е.Жуковского "Харьковский Авиационный Институт"
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Национальный Аэрокосмический Университет Им. Н.Е.Жуковского "Харьковский Авиационный Институт"filedCriticalНациональный Аэрокосмический Университет Им. Н.Е.Жуковского "Харьковский Авиационный Институт"
Priority to UAU201009205UpriorityCriticalpatent/UA56114U/en
Publication of UA56114UpublicationCriticalpatent/UA56114U/en
The processing information has six device inputs, a device output, three AND gates, an OR gate. It comprises in addition the seventh device input, the fourth AND gate, a modulo 2 adder unit.
UAU201009205U2010-07-222010-07-22Processing unit device
UA56114U
(en)