TWM493753U - Module IC package structure with electrical shield function - Google Patents

Module IC package structure with electrical shield function Download PDF

Info

Publication number
TWM493753U
TWM493753U TW103212629U TW103212629U TWM493753U TW M493753 U TWM493753 U TW M493753U TW 103212629 U TW103212629 U TW 103212629U TW 103212629 U TW103212629 U TW 103212629U TW M493753 U TWM493753 U TW M493753U
Authority
TW
Taiwan
Prior art keywords
conductive
circuit substrate
unit
layer
disposed
Prior art date
Application number
TW103212629U
Other languages
Chinese (zh)
Inventor
Chung-Er Huang
Yueh-Cheng Lee
Original Assignee
Azurewave Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Azurewave Technologies Inc filed Critical Azurewave Technologies Inc
Priority to TW103212629U priority Critical patent/TWM493753U/en
Publication of TWM493753U publication Critical patent/TWM493753U/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

具有電性屏蔽功能之模組積體電路封裝結構Module integrated circuit package structure with electrical shielding function

本創作係有關於一種模組積體電路(module IC)封裝結構,尤指一種具有電性屏蔽功能之模組積體電路封裝結構。This creation is about a module IC package structure, especially a module integrated circuit package structure with electrical shielding function.

近幾年來,科技的快速成長,使得各種產品紛紛朝向結合科技的應用,並且亦不斷地在進步發展當中。此外由於產品的功能越來越多,使得目前大多數的產品都是採用模組化的方式來整合設計。然而,在產品中整合多種不同功能的模組,雖然得以使產品的功能大幅增加,但是在現今講究產品小型化及精美外觀的需求之下,要如何設計出兼具產品體積小且多功能的產品,便是目前各行各業都在極力研究的目標。In recent years, the rapid growth of technology has led to a variety of products that are oriented towards the application of technology, and are constantly evolving. In addition, due to the increasing functionality of the products, most of the current products are modularized to integrate the design. However, the integration of a variety of modules with different functions in the product has greatly increased the functionality of the product. However, under the demand of miniaturization and exquisite appearance of the product, how to design a small and versatile product. Products are the goal that all walks of life are trying to study.

而在半導體製造方面,便是不斷地透過製程技術的演進以越來越高階的技術來製造出體積較小的晶片或元件,以使應用的模組廠商相對得以設計出較小的功能模組,進而可以讓終端產品做為更有效的利用及搭配。而目前的習知技術來看,大部分的應用模組仍是以印刷電路板(PCB)、環氧樹脂(FR-4)基板或BT(Bismaleimide Triazine)基板等不同材質的基板來作為模組的主要載板,而所有晶片、元件等零件再透過表面黏著技術(Surface Mounted Technology,SMT)等打件方式來黏著於載板之表面。於是載板純粹只是用以當載具而形成電路連接之用,其中的結構也只是用以作為線路走線佈局的分層結構。In semiconductor manufacturing, it is constantly evolving process technology to produce smaller wafers or components with higher and higher-order technologies, so that the module manufacturers of the application can relatively design smaller functional modules. In turn, the terminal products can be used more effectively and matched. According to the current conventional technology, most of the application modules are still based on printed circuit board (PCB), epoxy (FR-4) substrate or BT (Bismaleimide Triazine) substrate. The main carrier board, and all the wafers, components and other parts are adhered to the surface of the carrier by means of surface mount technology (SMT). Therefore, the carrier board is purely used for forming a circuit connection as a carrier, and the structure therein is only used as a layered structure of the line layout.

再者,隨著射頻通訊技術的發展,意謂著無線通訊元件於電路設計上必須更嚴謹與效能最佳化。無線通訊產品大都要求重量 輕、體積小、高品質、低價位、低消耗功率及高可靠度等特點,這些特點促進了射頻/微波積體電路之技術開發與市場成長。而無線通訊產品中無線模組之電磁屏蔽功能及品質要求相對顯得重要,以確保信號不會彼此干擾而影響到通訊品質。Furthermore, with the development of radio frequency communication technology, it means that the wireless communication components must be more rigorous and optimized in circuit design. Most wireless communication products require weight Lightweight, small size, high quality, low price, low power consumption and high reliability, these features promote the technical development and market growth of RF/microwave integrated circuits. The electromagnetic shielding function and quality requirements of wireless modules in wireless communication products are relatively important to ensure that signals do not interfere with each other and affect communication quality.

習知無線模組或其他需要作電磁屏蔽的電路模組,其必須依據所需應用而加設電磁屏蔽的結構,例如電磁屏蔽金屬蓋體設計。而電磁屏蔽結構的尺寸大小又必須配合不同之模組,以使得線路中之訊號源能被隔離及隔絕。但此種習知的電磁屏蔽金屬蓋體必須針對不同的模組或裝置進行設計製作,使習知電磁屏蔽金屬蓋體需耗費較多的工時、人力與成本。Conventional wireless modules or other circuit modules that require electromagnetic shielding must be provided with an electromagnetic shielding structure according to the required application, such as an electromagnetic shielding metal cover design. The size of the electromagnetic shielding structure must be matched with different modules so that the signal source in the line can be isolated and isolated. However, such a conventional electromagnetic shielding metal cover must be designed and manufactured for different modules or devices, so that the conventional electromagnetic shielding metal cover requires a lot of man-hours, labor and cost.

此外,上述習知電磁屏蔽金屬蓋體的另一缺點為需要作電磁屏蔽之電子電路或裝置的大小、形狀、區塊不一,如需針對每一個不同大小、形狀、區塊的模組予以製作手工模具、進行沖壓加工及逐步元件封裝,則使得電磁屏蔽金屬蓋體的製作困難且無法適用於快速生產的生產線上,而得使習知電磁屏蔽金屬蓋體生產的經濟效益與產業利用性降低。In addition, another disadvantage of the above-mentioned conventional electromagnetic shielding metal cover is that the size, shape and block of the electronic circuit or device requiring electromagnetic shielding are different, and it is required for each module of different size, shape and block. The production of manual molds, stamping processing and step-by-step component packaging make the production of electromagnetic shielding metal covers difficult and cannot be applied to production lines for rapid production, but the economic benefits and industrial utilization of the conventional electromagnetic shielding metal cover production. reduce.

本創作實施例在於提供一種模組積體電路封裝結構,其可以具有電性屏蔽功能。The present embodiment provides a module integrated circuit package structure that can have an electrical shielding function.

本創作實施例提供一種具有電性屏蔽功能之模組積體電路封裝結構,其包括:一基板單元、一電子單元、一導電單元、一封裝單元、及一屏蔽單元。基板單元具有至少一電路基板,其中電路基板具有至少一接地焊墊。電子單元具有多個設置且電性連接於電路基板上之電子元件。導電單元具有至少一設置於電路基板上之導電元件,其中導電元件的第一末端部電性連接於接地焊墊。封裝單元具有一設置於電路基板上且覆蓋上述多個電子元件與導電元件的一部分之封裝膠體,其中導電元件的第二末端部被裸露。屏蔽單元具有一披覆在封裝膠體的外表面上之金屬屏蔽 層,其中金屬屏蔽層與導電元件的第二末端部兩者彼此電性接觸。The present invention provides a module integrated circuit package structure having an electrical shielding function, comprising: a substrate unit, an electronic unit, a conductive unit, a package unit, and a shielding unit. The substrate unit has at least one circuit substrate, wherein the circuit substrate has at least one ground pad. The electronic unit has a plurality of electronic components disposed and electrically connected to the circuit substrate. The conductive unit has at least one conductive element disposed on the circuit substrate, wherein the first end portion of the conductive element is electrically connected to the ground pad. The package unit has an encapsulant disposed on the circuit substrate and covering a portion of the plurality of electronic components and the conductive component, wherein the second end portion of the conductive component is exposed. The shielding unit has a metal shield coated on the outer surface of the encapsulant a layer in which both the metal shield layer and the second end portion of the conductive element are in electrical contact with each other.

本創作實施例提供一種具有電性屏蔽功能之模組積體電路封裝結構,其包括一基板單元、一電子單元、一封裝單元及一屏蔽單元。基板單元具有至少一電路基板,其中上述至少一電路基板具有至少一接地焊墊。電子單元具有多個設置且電性連接於上述至少一電路基板上之電子元件。封裝單元具有一設置於上述至少一電路基板上且覆蓋上述多個電子元件之封裝膠體。屏蔽單元具有一披覆在該封裝膠體的外表面上之金屬屏蔽層,該些電子元件之中的至少一個被該封裝單元裸露以電性連接於上述至少一接地焊墊及該金屬屏蔽層之間。The present invention provides a module integrated circuit package structure having an electrical shielding function, which comprises a substrate unit, an electronic unit, a package unit and a shielding unit. The substrate unit has at least one circuit substrate, wherein the at least one circuit substrate has at least one ground pad. The electronic unit has a plurality of electronic components disposed and electrically connected to the at least one circuit substrate. The package unit has an encapsulant disposed on the at least one circuit substrate and covering the plurality of electronic components. The shielding unit has a metal shielding layer covering the outer surface of the encapsulant, and at least one of the electronic components is exposed by the packaging unit to be electrically connected to the at least one ground pad and the metal shielding layer. between.

本創作實施例提供一種具有電性屏蔽功能之模組積體電路封裝結構,其包括一電路基板、多個電子元件、一電子零件、一封裝膠體及一金屬屏蔽層。電路基板具有至少一接地焊墊。多個電子元件設置在該電路基板上且電性連接於該電路基板。一電子零件設置在該電路基板上且電性連接於上述至少一接地焊墊。封裝膠體設置於該電路基板上且覆蓋上述多個電子元件及該電子零件。金屬屏蔽層披覆在該封裝膠體的外表面上,其中該電子零件被該封裝膠體裸露,以電性連接於上述至少一接地焊墊及該金屬屏蔽層之間。The present invention provides a modular integrated circuit package structure having an electrical shielding function, including a circuit substrate, a plurality of electronic components, an electronic component, an encapsulant, and a metal shielding layer. The circuit substrate has at least one ground pad. A plurality of electronic components are disposed on the circuit substrate and electrically connected to the circuit substrate. An electronic component is disposed on the circuit substrate and electrically connected to the at least one ground pad. The encapsulant is disposed on the circuit substrate and covers the plurality of electronic components and the electronic component. A metal shielding layer is disposed on the outer surface of the encapsulant, wherein the electronic component is exposed by the encapsulant to be electrically connected between the at least one ground pad and the metal shielding layer.

綜上所述,本創作實施例所提供的模組積體電路封裝結構,其可透過至少一電性連接且設置於電路基板上的導電元件,以將一由任何成形方式製成的金屬屏蔽層電性連接於至少一電性連接且設置於電路基板上的接地焊墊,進而使得金屬屏蔽層自然能夠產生用於保護多個電子元件的電性屏蔽功能。In summary, the module integrated circuit package structure provided by the present embodiment is transparent to at least one electrically conductive component disposed on the circuit substrate to shield a metal formed by any forming method. The layer is electrically connected to at least one grounding pad electrically connected and disposed on the circuit substrate, so that the metal shielding layer can naturally generate an electrical shielding function for protecting a plurality of electronic components.

為使能更進一步瞭解本創作之特徵及技術內容,請參閱以下有關本創作之詳細說明與附圖,然而所附圖式僅提供參考與說明用,並非用來對本創作加以限制者。In order to further understand the features and technical contents of the present invention, please refer to the following detailed description and drawings of the present invention. However, the drawings are only for reference and explanation, and are not intended to limit the creation.

Z‧‧‧模組積體電路封裝結構Z‧‧‧Modular IC package structure

1‧‧‧基板單元1‧‧‧Substrate unit

10‧‧‧電路基板10‧‧‧ circuit board

100‧‧‧接地焊墊100‧‧‧Ground pad

2‧‧‧電子單元2‧‧‧Electronic unit

20‧‧‧電子元件20‧‧‧Electronic components

3‧‧‧導電單元3‧‧‧Conducting unit

30‧‧‧導電元件30‧‧‧Conductive components

30A‧‧‧第一末端部30A‧‧‧First end

30B‧‧‧第二末端部30B‧‧‧second end

300’‧‧‧切割面300’‧‧‧cut face

300‧‧‧側面300‧‧‧ side

4‧‧‧封裝單元4‧‧‧Package unit

40‧‧‧封裝膠體40‧‧‧Package colloid

400‧‧‧開口400‧‧‧ openings

401‧‧‧表面401‧‧‧ surface

5‧‧‧屏蔽單元5‧‧‧Shielding unit

50‧‧‧金屬屏蔽層50‧‧‧Metal shield

圖1為本創作具有電性屏蔽功能之模組積體電路封裝結構的製作方法的第一實施例之流程圖;圖1A顯示圖1中步驟S100至步驟S104的製作流程立體示意圖;圖1B為圖1A中的1B-1B剖面示意圖;圖1C顯示圖1中步驟S106的製作流程立體示意圖;圖1D為圖1C中的1D-1D剖面示意圖;圖1E顯示圖1中步驟S108的製作流程立體示意圖;圖1F為圖1E中的1F-1F剖面示意圖;圖1G顯示圖1中步驟S110的製作流程立體示意圖;圖1H為圖1G中的1H-1H剖面示意圖;圖2A為本創作具有電性屏蔽功能之模組積體電路封裝結構的製作方法的第二實施例之流程圖;以及圖2B為本創作具有電性屏蔽功能之模組積體電路封裝結構的製作方法的第二實施例之製作流程剖面示意圖。1 is a flow chart of a first embodiment of a method for fabricating a module integrated circuit package structure having an electrical shielding function; FIG. 1A is a perspective view showing a manufacturing process of steps S100 to S104 of FIG. 1; 1B-1B is a schematic cross-sectional view of the process of step S106 of FIG. 1; FIG. 1D is a schematic cross-sectional view of the process of step S108 of FIG. 1; FIG. 1F is a schematic cross-sectional view of the 1F-1F of FIG. 1E; FIG. 1G is a schematic perspective view of the manufacturing process of the step S110 of FIG. 1; FIG. 1H is a schematic view of the 1H-1H cross-section of FIG. 1G; A flow chart of a second embodiment of a method for fabricating a module integrated circuit package structure; and FIG. 2B is a second embodiment of a method for fabricating a module integrated circuit package structure having an electrical shielding function Schematic diagram of the process profile.

〔第一實施例〕[First Embodiment]

請參閱圖1、圖1A至圖1H所示,其中圖1為第一實施例製作方法的流程圖,圖1A、圖1C、圖1E及圖1G顯示第一實施例的製作流程立體示意圖,圖1B、圖1D、圖1F及圖1H顯示第一實施例的製作流程剖面示意圖,且圖1G為第一實施例完成品的立體示意圖,圖1H為第一實施例完成品的剖面示意圖。由上述圖中可知,本創作第一實施例提供一種具有電性屏蔽功能之模組積體電路封裝結構Z的製作方法,其至少包括下列幾個步驟(從步驟S100至步驟S110):1 is a flow chart of the manufacturing method of the first embodiment, and FIG. 1A, FIG. 1C, FIG. 1E and FIG. 1G are schematic views showing the manufacturing process of the first embodiment. 1B, FIG. 1D, FIG. 1F and FIG. 1H are schematic cross-sectional views showing the manufacturing process of the first embodiment, and FIG. 1G is a schematic perspective view of the finished product of the first embodiment, and FIG. 1H is a schematic cross-sectional view of the finished product of the first embodiment. As shown in the above figure, the first embodiment of the present invention provides a method for fabricating a module integrated circuit package structure Z having an electrical shielding function, which includes at least the following steps (from step S100 to step S110):

步驟S100:首先,配合圖1、圖1A與圖1B所示,提供至少一電路基板10,其中電路基板10具有兩個接地焊墊100。舉例來說,設計者可於電路基板10的上表面預先成形一具有一預定圖案的電路(圖未示)及兩個接地焊墊100。當然,上述兩個接地焊墊100 的界定並非用以限定本創作,舉凡至少一個或超過兩個以上的接地焊墊100皆可應用於本創作。Step S100: First, in conjunction with FIG. 1, FIG. 1A and FIG. 1B, at least one circuit substrate 10 is provided, wherein the circuit substrate 10 has two ground pads 100. For example, the designer can pre-form a circuit (not shown) having a predetermined pattern and two ground pads 100 on the upper surface of the circuit substrate 10. Of course, the above two ground pads 100 The definition is not intended to limit the creation, and at least one or more than two ground pads 100 may be applied to the creation.

步驟S102:接著,配合圖1、圖1A與圖1B所示,將多個電子元件20設置且電性連接於電路基板10上。舉例來說,上述多個電子元件20可為電阻、電容、電感、具有一預定功能的功能晶片、具有一預定功能的半導體晶片…等等。然而,上述對於多個電子元件20的描述只是用來舉例而已,其並非用以限定本創作,舉凡任何種類或型式的電子元件20皆可應用於本創作。Step S102: Next, as shown in FIG. 1, FIG. 1A and FIG. 1B, a plurality of electronic components 20 are disposed and electrically connected to the circuit substrate 10. For example, the plurality of electronic components 20 may be a resistor, a capacitor, an inductor, a functional wafer having a predetermined function, a semiconductor wafer having a predetermined function, and the like. However, the above description of the plurality of electronic components 20 is for illustrative purposes only and is not intended to limit the present invention. Any type or type of electronic component 20 can be applied to the present invention.

步驟S104:然後,配合圖1、圖1A與圖1B所示,將兩個導電元件30設置於電路基板10上,其中每一個導電元件30的第一末端部30A電性連接於每一個接地焊墊100。舉例來說,由於接地焊墊100設置於電路基板10的上表面,所以導電元件30的第一末端部30A的底面可與接地焊墊100兩者彼此電性接觸。另外,每一個導電元件30可為導電金屬或任何具導電性質的電子零件。當然,上述兩個導電元件30的界定並非用以限定本創作,舉凡至少一個或超過兩個以上的導電元件30皆可應用於本創作。Step S104: Then, as shown in FIG. 1 , FIG. 1A and FIG. 1B , two conductive elements 30 are disposed on the circuit substrate 10 , wherein the first end portion 30A of each of the conductive elements 30 is electrically connected to each of the ground electrodes. Pad 100. For example, since the ground pad 100 is disposed on the upper surface of the circuit substrate 10, the bottom surface of the first end portion 30A of the conductive member 30 may be in electrical contact with the ground pad 100. Additionally, each of the electrically conductive elements 30 can be a conductive metal or any electronic component having electrically conductive properties. Of course, the definition of the above two conductive elements 30 is not intended to limit the present invention, and at least one or more than two conductive elements 30 can be applied to the present invention.

步驟S106:然後,配合圖1、圖1C與圖1D所示,成形一封裝膠體40於電路基板10上,以覆蓋上述多個電子元件20與每一個導電元件30。Step S106: Then, as shown in FIG. 1, FIG. 1C and FIG. 1D, an encapsulant 40 is formed on the circuit substrate 10 to cover the plurality of electronic components 20 and each of the conductive components 30.

步驟S108:接下來,配合圖1、圖1E與圖1F所示,沿著圖1D的A-A切割線,切割封裝膠體40與電路基板10,以使得每一個導電元件30被切割,以形成一被裸露的切割面300’於每一個導電元件30的第二末端部30B上。舉例來說,封裝膠體40具有兩個開口400,每一個導電元件30的第二末端部30B被每一個開口400所裸露,且每一個導電元件30的第二末端部30B的切割面300’與封裝膠體40的其中一表面401齊平。Step S108: Next, as shown in FIG. 1, FIG. 1E and FIG. 1F, along the AA cutting line of FIG. 1D, the encapsulant 40 and the circuit substrate 10 are cut so that each of the conductive elements 30 is cut to form a The exposed cutting face 300' is on the second end portion 30B of each of the conductive members 30. For example, the encapsulant 40 has two openings 400, the second end portion 30B of each of the conductive elements 30 is exposed by each of the openings 400, and the cut surface 300' of the second end portion 30B of each of the conductive elements 30 is One of the surfaces 401 of the encapsulant 40 is flush.

步驟S110:最後,配合圖1、圖1G與圖1H所示,成形一金屬屏蔽層50於封裝膠體40的外表面上及每一個被裸露的切割面 300’上,以使得金屬屏蔽層50與每一個導電元件30的第二末端部30B兩者彼此電性接觸。舉例來說,金屬屏蔽層50可覆蓋每一個開口400,且金屬屏蔽層50覆蓋且電性接觸每一個導電元件30的第二末端部30B的切割面300’。此外,依據不同的設計需求,金屬屏蔽層50可為一透過噴塗方式(spraying)而形成之導電噴塗層、一透過濺鍍方式(sputtering)而形成之導電濺鍍層、一透過印刷方式(printing)而形成之導電印刷層、一透過電鍍方式(electroplating)而形成之導電電鍍層…等等。Step S110: Finally, in conjunction with FIG. 1, FIG. 1G and FIG. 1H, a metal shield layer 50 is formed on the outer surface of the encapsulant 40 and each exposed surface is exposed. 300' is such that both the metal shield layer 50 and the second end portion 30B of each of the conductive elements 30 are in electrical contact with each other. For example, the metal shield layer 50 can cover each of the openings 400, and the metal shield layer 50 covers and electrically contacts the cut surface 300' of the second end portion 30B of each of the conductive elements 30. In addition, according to different design requirements, the metal shielding layer 50 can be a conductive spraying layer formed by spray coating, a conductive sputtering layer formed by sputtering, and a printing method. The conductive printed layer formed, a conductive plating layer formed by electroplating, and the like.

因此,配合上述圖1G與圖1H所示,本創作第一實施例提供一種具有電性屏蔽功能之模組積體電路封裝結構Z,其包括:一基板單元1、一電子單元2、一導電單元3、一封裝單元4、及一屏蔽單元5。基板單元1具有至少一電路基板10,其中電路基板10具有至少一接地焊墊100(第一實施例顯示兩個接地焊墊100為例子說明)。電子單元2具有多個設置且電性連接於電路基板10上之電子元件20。導電單元3具有至少一設置於電路基板10上之導電元件30(第一實施例顯示兩個導電元件30為例子說明),其中導電元件30的第一末端部30A電性連接於接地焊墊100。封裝單元4具有一設置於電路基板10上且覆蓋上述多個電子元件20與導電元件30的一部分之封裝膠體40,其中導電元件30的第二末端部30B被裸露。屏蔽單元5具有一披覆在封裝膠體40的外表面上之金屬屏蔽層50,其中金屬屏蔽層50與導電元件30的第二末端部30B兩者彼此電性接觸。Therefore, in conjunction with the above-mentioned FIG. 1G and FIG. 1H, the first embodiment of the present invention provides a module integrated circuit package structure Z having an electrical shielding function, comprising: a substrate unit 1, an electronic unit 2, and a conductive The unit 3, a package unit 4, and a shielding unit 5. The substrate unit 1 has at least one circuit substrate 10, wherein the circuit substrate 10 has at least one ground pad 100 (the first embodiment shows two ground pads 100 as an example). The electronic unit 2 has a plurality of electronic components 20 disposed and electrically connected to the circuit substrate 10. The conductive unit 3 has at least one conductive element 30 disposed on the circuit substrate 10 (the first embodiment shows two conductive elements 30 as an example), wherein the first end portion 30A of the conductive element 30 is electrically connected to the ground pad 100 . The package unit 4 has an encapsulant 40 disposed on the circuit substrate 10 and covering a portion of the plurality of electronic components 20 and the conductive component 30, wherein the second end portion 30B of the conductive component 30 is exposed. The shielding unit 5 has a metal shield layer 50 overlying the outer surface of the encapsulant 40, wherein the metal shield layer 50 and the second end portion 30B of the conductive element 30 are in electrical contact with each other.

舉例來說,接地焊墊100設置於電路基板10的上表面,且導電元件30的第一末端部30A的底面與接地焊墊100兩者彼此電性接觸。封裝膠體40具有至少一開口400,且導電元件30的第二末端部30B被開口400所裸露。導電元件30的第二末端部30B的切割面300’與封裝膠體40的其中一表面401齊平,金屬屏蔽層50覆蓋開口400,且金屬屏蔽層50覆蓋且電性接觸導電元件30的第 二末端部30B的切割面300’。再者,依據不同的設計需求,金屬屏蔽層50可為一導電噴塗層、一導電濺鍍層、一導電印刷層、一導電電鍍層…等等。For example, the ground pad 100 is disposed on the upper surface of the circuit substrate 10, and the bottom surface of the first end portion 30A of the conductive member 30 and the ground pad 100 are electrically in contact with each other. The encapsulant 40 has at least one opening 400 and the second end portion 30B of the conductive element 30 is exposed by the opening 400. The cut surface 300' of the second end portion 30B of the conductive member 30 is flush with one of the surfaces 401 of the encapsulant 40, the metal shield layer 50 covers the opening 400, and the metal shield layer 50 covers and electrically contacts the conductive member 30. The cut surface 300' of the two end portions 30B. Moreover, according to different design requirements, the metal shielding layer 50 can be a conductive sprayed layer, a conductive sputtered layer, a conductive printed layer, a conductive plating layer, and the like.

〔第二實施例〕[Second embodiment]

首請參閱圖2A與圖2B所示,其中圖2A為第二實施例製作方法的流程圖,且圖2B顯示第二實施例的製作流程剖面示意圖,且圖2B中的第三個圖(最下面的圖式)為第二實施例完成品的剖面示意圖。由上述圖中可知,本創作第二實施例提供一種具有電性屏蔽功能之模組積體電路封裝結構Z的製作方法,其至少包括下列幾個步驟(從步驟S200至步驟S210):Referring to FIG. 2A and FIG. 2B, FIG. 2A is a flowchart of a manufacturing method of the second embodiment, and FIG. 2B is a schematic cross-sectional view of the manufacturing process of the second embodiment, and the third drawing of FIG. 2B (the most The following figure is a schematic cross-sectional view of the finished product of the second embodiment. As can be seen from the above figures, the second embodiment of the present invention provides a method for fabricating a module integrated circuit package structure Z having an electrical shielding function, which includes at least the following steps (from step S200 to step S210):

步驟S200:首先,配合圖2A與圖2B中的步驟(A)所示,提供至少一電路基板10,其中電路基板10具有兩個接地焊墊100。舉例來說,設計者可於電路基板10的上表面預先成形一具有一預定圖案的電路及兩個接地焊墊100。當然,上述兩個接地焊墊100的界定並非用以限定本創作,舉凡至少一個或超過兩個以上的接地焊墊100皆可應用於本創作。Step S200: First, as shown in step (A) of FIG. 2A and FIG. 2B, at least one circuit substrate 10 is provided, wherein the circuit substrate 10 has two ground pads 100. For example, the designer can pre-form a circuit having a predetermined pattern and two ground pads 100 on the upper surface of the circuit substrate 10. Of course, the definition of the above two ground pads 100 is not intended to limit the creation, and at least one or more than two ground pads 100 can be applied to the present invention.

步驟S202:接著,配合圖2A與圖2B中的步驟(A)所示,將多個電子元件20設置且電性連接於電路基板10上。舉例來說,上述多個電子元件20可為電阻、電容、電感、具有一預定功能的功能晶片、具有一預定功能的半導體晶片…等。然而,上述對於多個電子元件20的描述只是用來舉例而已,其並非用以限定本創作,舉凡任何種類或型式的電子元件20皆可應用於本創作。Step S202: Next, a plurality of electronic components 20 are disposed and electrically connected to the circuit substrate 10 as shown in step (A) of FIGS. 2A and 2B. For example, the plurality of electronic components 20 may be a resistor, a capacitor, an inductor, a functional wafer having a predetermined function, a semiconductor wafer having a predetermined function, and the like. However, the above description of the plurality of electronic components 20 is for illustrative purposes only and is not intended to limit the present invention. Any type or type of electronic component 20 can be applied to the present invention.

步驟S204:然後,配合圖2A與圖2B中的步驟(A)所示,將兩個導電元件30設置於電路基板10上,其中每一個導電元件30的第一末端部30A電性連接於每一個接地焊墊100。舉例來說,由於接地焊墊100設置於電路基板10的上表面,所以導電元件30的第一末端部30A的底面可與接地焊墊100兩者彼此電性接觸。另外,每一個導電元件30可為導電金屬或任何具導電性質的電子 零件。當然,上述兩個導電元件30的界定並非用以限定本創作,舉凡至少一個或超過兩個以上的導電元件30皆可應用於本創作。Step S204: Then, as shown in step (A) of FIG. 2A and FIG. 2B, two conductive elements 30 are disposed on the circuit substrate 10, wherein the first end portion 30A of each of the conductive elements 30 is electrically connected to each A ground pad 100. For example, since the ground pad 100 is disposed on the upper surface of the circuit substrate 10, the bottom surface of the first end portion 30A of the conductive member 30 may be in electrical contact with the ground pad 100. In addition, each of the conductive elements 30 can be a conductive metal or any electronic having conductive properties. Components. Of course, the definition of the above two conductive elements 30 is not intended to limit the present invention, and at least one or more than two conductive elements 30 can be applied to the present invention.

步驟S206:然後,配合圖2A與圖2B中的步驟(B)所示,成形一封裝膠體40於電路基板10上,以覆蓋上述多個電子元件20與每一個導電元件30。Step S206: Then, as shown in step (B) of FIG. 2A and FIG. 2B, an encapsulant 40 is formed on the circuit substrate 10 to cover the plurality of electronic components 20 and each of the conductive components 30.

步驟S208:然後,配合圖2A與圖2B中的步驟(C)所示,沿著圖2B中的步驟(B)的A-A切割線,切割封裝膠體40及電路基板10,以使得每一個導電元件30的第二末端部30B的側面300被裸露。舉例來說,封裝膠體40具有兩個開口400,每一個導電元件30的第二末端部30B被每一個開口400所裸露,且每一個導電元件30的第二末端部30B的側面300與封裝膠體40的其中一表面401齊平。Step S208: Then, as shown in step (C) of FIG. 2A and FIG. 2B, the encapsulant 40 and the circuit substrate 10 are cut along the AA cutting line of the step (B) in FIG. 2B so that each conductive element The side surface 300 of the second end portion 30B of 30 is exposed. For example, the encapsulant 40 has two openings 400, the second end portion 30B of each of the conductive elements 30 is exposed by each of the openings 400, and the side 300 of the second end portion 30B of each of the conductive elements 30 and the encapsulant One of the surfaces 401 of 40 is flush.

步驟S210:最後,配合圖2A與圖2B中步驟(D)所示,成形一金屬屏蔽層50於封裝膠體40的外表面上及每一個導電元件30的第二末端部30B的側面300上,以使得金屬屏蔽層50與每一個導電元件30的第二末端部30B兩者彼此電性接觸。舉例來說,金屬屏蔽層50可覆蓋每一個開口400,且金屬屏蔽層50覆蓋且電性接觸每一個導電元件30的第二末端部30B的側面300。此外,依據不同的設計需求,金屬屏蔽層50可為一透過噴塗方式(spraying)而形成之導電噴塗層、一透過濺鍍方式(sputtering)而形成之導電濺鍍層、一透過印刷方式(printing)而形成之導電印刷層、一透過電鍍方式(electroplating)而形成之導電電鍍層…等等。Step S210: Finally, as shown in step (D) of FIG. 2A and FIG. 2B, a metal shield layer 50 is formed on the outer surface of the encapsulant 40 and the side surface 300 of the second end portion 30B of each of the conductive elements 30. The metal shield layer 50 and the second end portion 30B of each of the conductive elements 30 are electrically in contact with each other. For example, the metal shield layer 50 can cover each of the openings 400, and the metal shield layer 50 covers and electrically contacts the side 300 of the second end portion 30B of each of the conductive elements 30. In addition, according to different design requirements, the metal shielding layer 50 can be a conductive spraying layer formed by spray coating, a conductive sputtering layer formed by sputtering, and a printing method. The conductive printed layer formed, a conductive plating layer formed by electroplating, and the like.

因此,如同上述圖2B中步驟(D)所示,本創作第二實施例提供一種具有電性屏蔽功能之模組積體電路封裝結構Z,其包括:一基板單元1、一電子單元2、一導電單元3、一封裝單元4、及一屏蔽單元5。基板單元1具有至少一電路基板10,其中電路基板10具有至少一接地焊墊100(第二實施例顯示兩個接地焊墊100為例子說明)。電子單元2具有多個設置且電性連接於電路基板10 上之電子元件20。導電單元3具有至少一設置於電路基板10上之導電元件30(第二實施例顯示兩個導電元件30為例子說明),其中導電元件30的第一末端部30A電性連接於接地焊墊100。封裝單元4具有一設置於電路基板10上且覆蓋上述多個電子元件20與導電元件30的一部分之封裝膠體40,其中導電元件30的第二末端部30B被裸露。屏蔽單元5具有一披覆在封裝膠體40的外表面上之金屬屏蔽層50,其中金屬屏蔽層50與導電元件30的第二末端部30B兩者彼此電性接觸。Therefore, as shown in the above step (D) of FIG. 2B, the second embodiment of the present invention provides a module integrated circuit package structure Z having an electrical shielding function, comprising: a substrate unit 1, an electronic unit 2, A conductive unit 3, a package unit 4, and a shielding unit 5. The substrate unit 1 has at least one circuit substrate 10, wherein the circuit substrate 10 has at least one ground pad 100 (the second embodiment shows two ground pads 100 as an example). The electronic unit 2 has a plurality of arrangements and is electrically connected to the circuit substrate 10 The upper electronic component 20. The conductive unit 3 has at least one conductive element 30 disposed on the circuit substrate 10 (the second embodiment shows two conductive elements 30 as an example), wherein the first end portion 30A of the conductive element 30 is electrically connected to the ground pad 100 . The package unit 4 has an encapsulant 40 disposed on the circuit substrate 10 and covering a portion of the plurality of electronic components 20 and the conductive component 30, wherein the second end portion 30B of the conductive component 30 is exposed. The shielding unit 5 has a metal shield layer 50 overlying the outer surface of the encapsulant 40, wherein the metal shield layer 50 and the second end portion 30B of the conductive element 30 are in electrical contact with each other.

舉例來說,接地焊墊100設置於電路基板10的上表面,且導電元件30的第一末端部30A的底面與接地焊墊100兩者彼此電性接觸。封裝膠體40具有至少一開口400,且導電元件30的第二末端部30B被開口400所裸露。導電元件30的第二末端部30B的側面300與封裝膠體40的其中一表面401齊平,金屬屏蔽層50覆蓋開口400,且金屬屏蔽層50覆蓋且電性接觸導電元件30的第二末端部30B的側面300。再者,依據不同的設計需求,金屬屏蔽層50可為一導電噴塗層、一導電濺鍍層、一導電印刷層、一導電電鍍層…等等。For example, the ground pad 100 is disposed on the upper surface of the circuit substrate 10, and the bottom surface of the first end portion 30A of the conductive member 30 and the ground pad 100 are electrically in contact with each other. The encapsulant 40 has at least one opening 400 and the second end portion 30B of the conductive element 30 is exposed by the opening 400. The side surface 300 of the second end portion 30B of the conductive member 30 is flush with one surface 401 of the encapsulant 40, the metal shield layer 50 covers the opening 400, and the metal shield layer 50 covers and electrically contacts the second end portion of the conductive member 30. Side 300 of 30B. Moreover, according to different design requirements, the metal shielding layer 50 can be a conductive sprayed layer, a conductive sputtered layer, a conductive printed layer, a conductive plating layer, and the like.

換言之,本創作第二實施例與第一實施例最大的差別在於:在第二實施例中,每一個導電元件30被設計成剛好的尺寸大小,因此每一個導電元件30不需要額外進行切割步驟,即可被應用於具有電性屏蔽功能之模組積體電路封裝結構Z內。In other words, the greatest difference between the second embodiment of the present creation and the first embodiment is that in the second embodiment, each of the conductive members 30 is designed to be just the size, so that each of the conductive members 30 does not require an additional cutting step. It can be applied to the module integrated circuit package structure Z with electrical shielding function.

〔實施例的可能功效〕[Possible effects of the examples]

綜上所述,本創作可透過至少一電性連接且設置於電路基板上的導電元件,以將一由任何成形方式製成的金屬屏蔽層電性連接於至少一電性連接且設置於電路基板上的接地焊墊,進而使得金屬屏蔽層自然能夠產生用於保護多個電子元件的電性屏蔽功能。In summary, the present invention can electrically connect at least one metal shield layer formed by any forming method to at least one electrical connection and be disposed on the circuit through at least one conductive component electrically connected and disposed on the circuit substrate. The ground pad on the substrate, in turn, allows the metal shield to naturally create an electrical shielding function for protecting multiple electronic components.

以上所述僅為本創作之較佳可行實施例,非因此侷限本創作 之專利範圍,故舉凡運用本創作說明書及圖式內容所為之等效技術變化,均包含於本創作之範圍內。The above description is only a preferred and feasible embodiment of the present creation, and thus does not limit the creation. The scope of the patents, so the equivalent technical changes made by the use of this creation manual and the contents of the drawings are included in the scope of this creation.

Z‧‧‧模組積體電路封裝結構Z‧‧‧Modular IC package structure

1‧‧‧基板單元1‧‧‧Substrate unit

10‧‧‧電路基板10‧‧‧ circuit board

100‧‧‧接地焊墊100‧‧‧Ground pad

2‧‧‧電子單元2‧‧‧Electronic unit

20‧‧‧電子元件20‧‧‧Electronic components

3‧‧‧導電單元3‧‧‧Conducting unit

30‧‧‧導電元件30‧‧‧Conductive components

30A‧‧‧第一末端部30A‧‧‧First end

30B‧‧‧第二末端部30B‧‧‧second end

300’‧‧‧切割面300’‧‧‧cut face

4‧‧‧封裝單元4‧‧‧Package unit

40‧‧‧封裝膠體40‧‧‧Package colloid

400‧‧‧開口400‧‧‧ openings

401‧‧‧表面401‧‧‧ surface

5‧‧‧屏蔽單元5‧‧‧Shielding unit

50‧‧‧金屬屏蔽層50‧‧‧Metal shield

Claims (9)

一種具有電性屏蔽功能之模組積體電路封裝結構,其包括:一基板單元,其具有至少一電路基板,其中上述至少一電路基板具有至少一接地焊墊;一電子單元,其具有多個設置且電性連接於上述至少一電路基板上之電子元件;一導電單元,其具有至少一設置於上述至少一電路基板上之導電元件,其中上述至少一導電元件的第一末端部電性連接於上述至少一接地焊墊;一封裝單元,其具有一設置於上述至少一電路基板上且覆蓋上述多個電子元件與上述至少一導電元件的一部分之封裝膠體,其中上述至少一導電元件的第二末端部被裸露;以及一屏蔽單元,其具有一披覆在該封裝膠體的外表面上之金屬屏蔽層,其中該金屬屏蔽層與上述至少一導電元件的第二末端部兩者彼此電性接觸。A modular integrated circuit package structure having an electrical shielding function, comprising: a substrate unit having at least one circuit substrate, wherein the at least one circuit substrate has at least one ground pad; and an electronic unit having a plurality of An electronic component disposed on the at least one circuit substrate; a conductive unit having at least one conductive component disposed on the at least one circuit substrate, wherein the first end portion of the at least one conductive component is electrically connected The at least one grounding pad; the package unit having a package colloid disposed on the at least one circuit substrate and covering the plurality of electronic components and a portion of the at least one conductive component, wherein the at least one conductive component a second end portion is exposed; and a shielding unit having a metal shielding layer covering the outer surface of the encapsulant, wherein the metal shielding layer and the second end portion of the at least one conductive member are electrically connected to each other contact. 如申請專利範圍第1項所述之具有電性屏蔽功能之模組積體電路封裝結構,其中上述至少一接地焊墊設置於上述至少一電路基板的上表面,且上述至少一導電元件的第一末端部的底面與上述至少一接地焊墊兩者彼此電性接觸;其中該封裝膠體具有至少一開口,且上述至少一導電元件的第二末端部被上述至少一開口所裸露。The module integrated circuit package structure having an electrical shielding function according to claim 1, wherein the at least one ground pad is disposed on an upper surface of the at least one circuit substrate, and the at least one conductive component is The bottom surface of the one end portion and the at least one ground pad are electrically connected to each other; wherein the encapsulant has at least one opening, and the second end portion of the at least one conductive element is exposed by the at least one opening. 如申請專利範圍第1項所述之具有電性屏蔽功能之模組積體電路封裝結構,其中上述至少一導電元件的第二末端部的側面或切割面與該封裝膠體的其中一表面齊平,該金屬屏蔽層覆蓋上述至少一開口,且該金屬屏蔽層覆蓋且電性接觸上述至少一導電元件的第二末端部的側面或切割面。The module integrated circuit package structure having an electrical shielding function according to claim 1, wherein a side surface or a cutting surface of the second end portion of the at least one conductive member is flush with one surface of the encapsulant The metal shielding layer covers the at least one opening, and the metal shielding layer covers and electrically contacts a side surface or a cutting surface of the second end portion of the at least one conductive element. 如申請專利範圍第1項所述之具有電性屏蔽功能之模組積體電 路封裝結構,其中該金屬屏蔽層為一導電噴塗層、一導電濺鍍層、一導電印刷層、或一導電電鍍層。The module integrated electric power with electric shielding function as described in claim 1 of the patent application scope The circuit package structure, wherein the metal shielding layer is a conductive spray layer, a conductive sputter layer, a conductive printed layer, or a conductive plating layer. 一種具有電性屏蔽功能之模組積體電路封裝結構,其包括:一基板單元,其具有至少一電路基板,其中上述至少一電路基板具有至少一接地焊墊;一電子單元,其具有多個設置且電性連接於上述至少一電路基板上之電子元件;一封裝單元,其具有一設置於上述至少一電路基板上且覆蓋上述多個電子元件之封裝膠體;以及一屏蔽單元,其具有一披覆在該封裝膠體的外表面上之金屬屏蔽層,該些電子元件之中的至少一個被該封裝單元裸露以電性連接於上述至少一接地焊墊及該金屬屏蔽層之間。A modular integrated circuit package structure having an electrical shielding function, comprising: a substrate unit having at least one circuit substrate, wherein the at least one circuit substrate has at least one ground pad; and an electronic unit having a plurality of An electronic component disposed on the at least one circuit substrate; a package unit having an encapsulant disposed on the at least one circuit substrate and covering the plurality of electronic components; and a shielding unit having a shielding unit A metal shielding layer is disposed on the outer surface of the encapsulant, and at least one of the electronic components is exposed by the packaging unit to be electrically connected between the at least one ground pad and the metal shielding layer. 如申請專利範圍第5項所述之具有電性屏蔽功能之模組積體電路封裝結構,其中該金屬屏蔽層為一導電噴塗層、一導電濺鍍層、一導電印刷層、或一導電電鍍層。The module integrated circuit package structure with electrical shielding function according to claim 5, wherein the metal shielding layer is a conductive sprayed layer, a conductive sputter layer, a conductive printed layer, or a conductive plating layer. . 如申請專利範圍第5項所述之具有電性屏蔽功能之模組積體電路封裝結構,其中該電子元件為電容或電感。The module integrated circuit package structure having an electrical shielding function as described in claim 5, wherein the electronic component is a capacitor or an inductor. 一種具有電性屏蔽功能之模組積體電路封裝結構,其包括:一電路基板,其具有至少一接地焊墊;多個電子元件,其設置在該電路基板上且電性連接於該電路基板;一電子零件,其設置在該電路基板上且電性連接於上述至少一接地焊墊;一封裝膠體,其設置於該電路基板上且覆蓋上述多個電子元件及該電子零件;以及一金屬屏蔽層,其披覆在該封裝膠體的外表面上,其中該電子零件被該封裝膠體裸露,以電性連接於上述至少一接地焊墊及該金屬屏蔽層之間。A modular integrated circuit package structure having an electrical shielding function, comprising: a circuit substrate having at least one ground pad; a plurality of electronic components disposed on the circuit substrate and electrically connected to the circuit substrate An electronic component disposed on the circuit substrate and electrically connected to the at least one ground pad; an encapsulant disposed on the circuit substrate and covering the plurality of electronic components and the electronic component; and a metal The shielding layer is disposed on the outer surface of the encapsulant, wherein the electronic component is exposed by the encapsulant to be electrically connected between the at least one ground pad and the metal shielding layer. 如申請專利範圍第8項所述之具有電性屏蔽功能之模組積體電路封裝結構,其中該電子元件為電容或電感。The module integrated circuit package structure having an electrical shielding function as described in claim 8 wherein the electronic component is a capacitor or an inductor.
TW103212629U 2010-11-18 2010-11-18 Module IC package structure with electrical shield function TWM493753U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103212629U TWM493753U (en) 2010-11-18 2010-11-18 Module IC package structure with electrical shield function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103212629U TWM493753U (en) 2010-11-18 2010-11-18 Module IC package structure with electrical shield function

Publications (1)

Publication Number Publication Date
TWM493753U true TWM493753U (en) 2015-01-11

Family

ID=52784047

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103212629U TWM493753U (en) 2010-11-18 2010-11-18 Module IC package structure with electrical shield function

Country Status (1)

Country Link
TW (1) TWM493753U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9775267B2 (en) 2015-07-30 2017-09-26 Giga-Byte Technology Co.,Ltd. Structure and method for reducing electromagnetic interference
TWI727832B (en) * 2020-06-17 2021-05-11 海華科技股份有限公司 Wireless communication device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9775267B2 (en) 2015-07-30 2017-09-26 Giga-Byte Technology Co.,Ltd. Structure and method for reducing electromagnetic interference
TWI727832B (en) * 2020-06-17 2021-05-11 海華科技股份有限公司 Wireless communication device

Similar Documents

Publication Publication Date Title
US8058714B2 (en) Overmolded semiconductor package with an integrated antenna
US8110915B2 (en) Open cavity leadless surface mountable package for high power RF applications
KR101616625B1 (en) Semiconductor package and method of manufacturing the same
US9362209B1 (en) Shielding technique for semiconductor package including metal lid
US9717163B2 (en) Electronic component mounting structure, manufacturing method and electronic component product
KR101250677B1 (en) Semiconductor package and method for manufacturing the same
US9466545B1 (en) Semiconductor package in package
US20120104570A1 (en) Semiconductor package module
US20120037411A1 (en) Packaging substrate having embedded passive component and fabrication method thereof
US7971350B2 (en) Method of providing a RF shield of an electronic device
US20120139089A1 (en) Module ic package structure and method for making the same
US20170257941A1 (en) Radio frequency module
TWI725426B (en) Semiconductor device
US9076801B2 (en) Module IC package structure
US20130250528A1 (en) Circuit module
TWI523186B (en) Module ic package structure with electrical shielding function and method of making the same
CN102479773A (en) Module integration circuit package structure with electrical shielding function and manufacturing method thereof
TWM493753U (en) Module IC package structure with electrical shield function
CN104576616B (en) Module integrated circuit packaging structure and preparation method thereof
KR101250665B1 (en) Semiconductor package and manufacturing method thereof
US20120211876A1 (en) Module ic package structure
TWI663663B (en) Electronic package and fabrication method thereof
US9704812B1 (en) Double-sided electronic package
CN102543904A (en) Modular integrated circuit packaging structure and manufacturing method thereof
US20120162930A1 (en) Module ic package structure with electrical shield function and method for making the same

Legal Events

Date Code Title Description
MK4K Expiration of patent term of a granted utility model