TWI838622B - 分離閘極溝渠式金屬氧化半導體場效電晶體 - Google Patents

分離閘極溝渠式金屬氧化半導體場效電晶體 Download PDF

Info

Publication number
TWI838622B
TWI838622B TW110115845A TW110115845A TWI838622B TW I838622 B TWI838622 B TW I838622B TW 110115845 A TW110115845 A TW 110115845A TW 110115845 A TW110115845 A TW 110115845A TW I838622 B TWI838622 B TW I838622B
Authority
TW
Taiwan
Prior art keywords
trench
active
termination
device chip
trenches
Prior art date
Application number
TW110115845A
Other languages
English (en)
Other versions
TW202240907A (zh
Inventor
莊喬舜
顧昀浦
白宗緯
Original Assignee
美商達爾科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商達爾科技股份有限公司 filed Critical 美商達爾科技股份有限公司
Publication of TW202240907A publication Critical patent/TW202240907A/zh
Application granted granted Critical
Publication of TWI838622B publication Critical patent/TWI838622B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/404—Multiple field plate structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

一種分離閘極溝渠式裝置晶片具有其中安置複數個作用溝渠之一作用區。該作用區藉由安置於一終止區中之終止溝渠圍封，該終止區延伸至該晶片之邊緣。一閘極金屬引線安置於裝置表面上。該閘極金屬引線穿過安置於該作用區中之接觸孔與該等作用溝渠中之閘極電極接觸。一源極或一汲極金屬引線亦安置於該表面上。該源極或該汲極金屬引線穿過安置於該作用區外部之接觸孔與場板電極接觸。該作用區中之各作用溝渠具有合併至一第一終止溝渠中之一第一端及與一鄰近第二終止溝渠分開之一第二端。

Description

分離閘極溝渠式金屬氧化半導體場效電晶體
一分離閘極(或屏蔽閘極)溝渠式MOSFET裝置晶片中存在作用單元溝渠及終止溝渠。作用溝渠平行地聚集在晶片中心處之作用區中，且終止溝渠在包圍作用單元溝渠之晶片之周邊處。作用溝渠佈局為長條紋，其中長度與作用區之長度共同延伸，且藉由台面間隔開。各作用溝渠中有兩個電極-在溝渠之上部分中之一閘極電極及在下區段中之一場板電極。閘極電極藉由一閘極介電膜與溝渠之側壁分開，場板電極藉由比閘極介電膜厚之一場板介電膜與溝渠側壁分開。兩個電極皆為導電的，且由諸如重摻雜多晶矽之材料形成。介電膜通常為氧化矽。
偏壓可經由晶片之頂表面上之金屬引線分別施加至閘極電極及場板電極。接取閘極電極係相對直接的，此係因為其等定位於更接近晶片表面之溝渠之頂部附近。要到達場板電極更加困難，此係因為其等定位於晶片中之較深處。在習知MOSFET中，拾取墊(pick-up pad)沿著作用溝渠配置以連接至場板電極。
本發明之發明人觀察到，在習知設計中，在習知拾取墊之邊緣處，存在在閘極電極形成後留下之閘極多晶矽之一痕跡。歸因於此閘 極多晶矽殘餘物及場板多晶矽拾取墊緊密靠近，程序容差可能嚴重減少，此直接導致生產損失。
有此認識，發明人致力於發明一種不受此程序限制影響之新穎裝置結構。在論文章節中，提供基本結構及製作此結構之方法之簡要描述。出於此目的，將一n通道分離閘極溝渠式MOSFET電晶體用作一例示性裝置。
一n通道分離閘極溝渠式MOSFET可建置在具有以下6層光罩之n型矽晶圓上。其等係溝渠遮罩、多晶矽遮罩、源極遮罩、接觸遮罩、金屬遮罩及鈍化(PV)遮罩。溝渠遮罩、多晶矽遮罩、接觸遮罩及金屬遮罩之佈局以及相關聯程序步驟將在稍後章節中描述。
在此MOSFET中，有源極端子及閘極端子放置在晶片之頂表面上，汲極端子在晶片之底表面上。在本發明之其他實施方案中，源極及汲極放置可交換。汲極結構包括重摻雜n型基板之一層及覆蓋晶片之背面處之基板之一金屬膜。一中等摻雜n型磊晶層在基板上方，其包含透過離子植入自n型磊晶層轉換而來之一p型體層。一閘極電極及一場板電極放置在各作用溝渠中。
p型體區在作用溝渠之間之台面區中。離子植入在場板電極及閘極電極之形成之後執行。漂移區在體區下方，其通至基板層中。體植入係在沒有一遮罩(即，一經圖案化光阻劑膜)屏蔽晶圓表面之任何部分以免受撞擊離子之影響之情況下完成，該等撞擊離子以在作用溝渠之間之台面區為目標，以將n型磊晶層轉換為一p型體層，且因此在磊晶層中產生一p-n接面。
作用區外部之終止區包圍作用溝渠及MOSFET。終止區大 部分由多晶矽層覆蓋，該多晶矽層用作一場板。此多晶矽層在應用多晶矽遮罩之情況下從多晶矽蝕刻程序被留下，該多晶矽遮罩暴露作用溝渠，因此自作用溝渠之頂部移除多晶矽而為閘極電極騰出空間。作用溝渠之溝渠底部部分中剩餘之多晶矽材料形成場板電極。
在習知MOSFET中，多晶矽遮罩亦覆蓋作用溝渠上方之拾取墊區域。在體植入期間，若拾取墊之任何邊緣突出至台面區域中，則懸伸部分將阻擋p-體植入且在台面區中之一陰影點中產生，其中將n-磊晶層轉換為一p-體區將失敗。此可成為源極與汲極之間之一無意間電流路徑。因此，必須蝕刻拾取墊，因此其等之邊緣遠離溝渠之邊緣深深後退。
拾取墊之原始大小受設計規則之限制，該設計規則旨在將最大數目個作用單元(作用溝渠)包裝在有限晶片中。在對拾取墊多晶矽進行有意過度蝕刻之後，墊之最終大小可能與接觸孔相當，場板穿過該等接觸孔連接至晶片上方之金屬引線。
在閘極多晶矽回蝕之後留下的一條帶包圍各拾取墊分離閘極溝渠式MOSFET。僅一閘極介電質層將閘極多晶矽元件與拾取墊分開。考慮到尺寸不足之最終拾取墊及閘極多晶矽緊密靠近，在諸如MOSFET之習知裝置中，設計為由拾取墊限制之一接觸孔很可能會突破墊之邊緣且產生一電短路。結果係產品可靠性控制之非所要缺乏。
分離閘極溝渠式MOSFET之一相關聯技術問題係作用溝渠之端與終止溝渠之間之空間影響電荷平衡。藉由發明人之實驗結果展示當一作用溝渠之兩個端合併至終止溝渠中時，裝置之反向偏壓崩潰效能小於當兩個端與終止溝渠間隔開時，該終止溝渠用作場板。另外，此設計增加MOSFET單元之間之不平衡，此係因為其有效地將MOSFET單元之體區 與其他單元隔離。
認識到習知分離閘極溝渠式MOSFET之缺點及限制，發明人發明出一種已消除習知MOSFET之缺點之新穎MOSFET單元結構。下文概述新結構。
從裝置晶片之頂表面看，新裝置分為兩個部分：中心係作用區，其中呈溝渠形式之作用單元以與作用區共同延伸之一長度及使單元密度最大化之一寬度至空間尺寸平行安置。終止區自作用區之邊界至裝置晶片之邊緣，其經結構化以克服歸因於靜電位之曲率之過早崩潰。作用區之邊緣處亦存在一區以過渡至終止區。在終止區中，環形終止溝渠佈局在包圍作用區之連續區段中。
佈局作用溝渠，使各溝渠之一個端合併至一終止溝渠中，使得終止溝渠內之場板電極及作用溝渠中之場板電極係連續的，且可保持偏壓至相同電位。各作用溝渠之對置端與一鄰近終止溝渠保持一定距離，因此場板電極不與鄰近終止溝渠中之場板電極接觸。可選擇該距離以使崩潰電壓最大化。在一些實施例中，該距離被選擇為與分開作用溝渠之台面相同。端可彎曲，以便終止溝渠之邊緣與其鄰近。此組態降低電場密度。
作用溝渠及終止溝渠兩者皆自裝置晶片之表面朝向裝置晶片之背面處之基板層延伸。
由於各作用溝渠之一個端與一終止溝渠合併，所以作用溝渠中之場板電極及終止溝渠中之場板電極緊密固定，且終止場板及作用場板處之電位將保持相同。此配置使MOSFET不必在作用溝渠中提供拾取墊。在閘極電極與場板電極之間之短路機會被完全消除時，接觸件遠離作用區之重定位保證生產良率之一提高。在繪圖中描繪之例示性MOSFET 中，攜載場板偏壓之金屬引線與終止溝渠中之場板電極直接接觸，且透過該等金屬引線，作用單元中之場板電極亦被適當地偏壓。
因此，體現本發明之MOSFET不再具有與場板偏壓相關聯之良率及可靠性問題。而且反向崩潰問題透過設計作用溝渠之第二端相對於鄰近終止溝渠之間之間距且藉由溝渠端及終止溝渠之鄰近區域處之曲率得到改良。實施本發明之態樣之分離閘極溝渠式MOSFET之裝置因此享有高的製造良率及優異的裝置效能。
幾個術語之定義
說明書及發明申請專利範圍中所使用之術語在本發明之內容背景內一般具有其等在此項技術中之普遍含義。下文進一步描述某些術語以向實踐者提供有關本發明之額外指導。將瞭解，相同事物可以一種以上方式來表達。因此，可使用替代語言及同義詞。
在本發明中，一裝置晶片定義為自矽、氮化鎵或碳化矽之一晶圓切割之一半導體材料平板，其透過前端及後端晶圓製程代管一或多個電子組件。晶片通常從具有主晶面之兩個平行表面之一均勻摻雜晶圓開始。接著可在晶圓上沈積額外的磊晶層或半導體材料之層。實體性質可經由擴散或離子植入程序改變。導電且絕緣之其他材料可分層至半導體層表面中或在半導體層表面上方分層以完成裝置結構。
導電材料定義為低電阻率(<10-8ohm-cm)之一材料；絕緣或介電材料具有高電阻率(>10-16ohm-cm)；且一半導體材料之電阻率介於一導體與一絕緣體之電阻率之間。諸如多晶矽之半導體材料可經摻雜以降低其電阻率以用作一導體。
本文中揭示之一分離閘極溝渠式MOSFET係一種內建於半導體晶片中之一電子裝置，且操作以沿著一溝渠結構在一源極端子與一汲極端子之間傳遞一電流。電流在緊挨著一溝渠之一台面中之一通道中流動，且可藉由施加至溝渠中之一閘極元件之偏壓來控制。溝渠中之一場板元件藉由一介電膜與閘極元件「分離」。閘極元件安置於一作用溝渠之一上部分處；場板電極安置於作用溝渠之一下部分處。在終止溝渠中，亦存在場板電極但沒有閘極電極。
一場板係一導體元件，其經安置以用適當偏壓影響其附近之電場分佈。
半導體裝置晶片中之電路元件通常聚集在被定義為作用區之晶片之中心。終止區在朝向晶片之邊緣之作用區外部，其用於屏蔽作用區以免受晶片之刻劃線或道之不利影響，以克服歸因於靜電位之曲率之過早崩潰。在一些晶片中，諸如在此論文中所描述之例示性分離閘極溝渠式MOSFET中，至終止區之一過渡區從鄰近最後一作用溝渠之外部邊緣之一過渡區開始。在過渡區中，台面經設計以具有與作用區中之摻雜劑輪廓不同之一摻雜劑輪廓。作用區可被分割成區塊(繪圖僅為了繪示起見描繪一個此區塊)，其中作用溝渠經放置且金屬圖案經設計使得引線可出於電路考量串列地或平行地或組合地連接區塊，諸如最小化自偏壓及局部加熱。
一溝渠之深度係從裝置晶片之矽部分之頂表面量測。兩個相對側壁垂直於裝置表面，且溝渠之底部可具有一略微彎曲之表面。一溝渠之寬度係兩個側壁之間之空間。半導體材料之一台面矗立在鄰近溝渠之間。一溝渠之兩個對置側壁跨距溝渠之長度，對接及合併至一第二溝渠中以形成一T形結構，抑或在距第二溝渠之一距離處形成一彎曲端部。在例示性MOSFET中，溝渠用諸如二氧化矽膜之一介電質內襯且用摻雜多晶矽填充。在作用溝渠中存在兩個區段，且兩個區段中之二氧化物膜具有不同厚度：在一底部區段處，氧化物膜較厚，且在上區段處，氧化物膜較薄。兩個區段由諸如氧化矽膜之一第三介電質分開。
接觸孔係在絕緣材料層中形成之路徑以促進導電材料之兩個層之間之電連接。
兩個鄰近物體係彼此靠近安置之兩個物體，沒有與任一物 體類型相同之中介物體。
在此應用中，諸如垂直、平行及相等之形容詞並不承載其等之數學精度。其等描述服從製造及量測公差之物體。諸如頂部、底部、上方及下方之術語指代繪圖之視圖中之相對位置。
10:透視截面圖/切片
20:俯視圖/溝渠遮罩圖案
30:俯視圖/多晶矽遮罩圖案/多晶矽遮罩
40:俯視圖/接觸遮罩
50:俯視圖/部分金屬遮罩圖案
60:部分截面圖/橫截面圖
70:部分截面圖/視圖
80:部分截面圖
101:終止區
102:作用區
103:過渡區/台面
110:磊晶(epi)層/矽
111:頂部晶片表面/頂表面
115:溝渠壁/側壁
120:基板
130:場板多晶矽/材料/多晶矽材料/多晶矽
135:介電膜/二氧化矽層
136:閘極介電膜/氧化矽層/氧化物/閘極介電質/閘極氧化物
140:閘極多晶矽
150:至場板之接觸孔
210:終止溝渠
220:作用溝渠
230:作用溝渠之間之台面
240:一作用溝渠與一終止溝渠之間之台面
310:終止區/終止區域
320:作用區/作用區域
420:至台面之接觸件
430:至閘極多晶矽之接觸件
450:至場板多晶矽之接觸件
510:連接至場板多晶矽之金屬/金屬引線/金屬件/源極金屬
511:側壁凹槽中之多晶矽/凹槽
520:閘極金屬/金屬引線
610:場板金屬/接觸孔金屬/金屬膜/金屬
620:閘極金屬
630:至閘極多晶矽之接觸孔
640:至體區之接觸孔
650:至場板之接觸孔
660:介電膜/介電層
810:源極區
815:體區/區域
820:體接觸件
圖1描繪沿著圖5中之切線7-7之一分離閘極溝渠式MOSFET裝置之一透視截面圖10。
圖2描繪圖1中之MOSFET之溝渠之一部分遮罩圖之俯視圖20。
圖3描繪圖1中之MOSFET之作用區及終止區之一部分遮罩圖之俯視圖30。
圖4描繪圖1中之MOSFET之接觸孔之一部分遮罩圖之俯視圖40。
圖5描繪圖1中之MOSFET之金屬層之一部分遮罩圖之俯視圖50。
圖6描繪沿著圖5中之切線6-6之MOSFET之一部分截面圖60。
圖7描繪沿著圖5中之切線7-7之MOSFET之一部分截面圖70。
圖8描繪沿著圖5中之切割平面8-8之MOSFET之一部分截 面圖80。
在繪圖1至圖8中，出於教示熟習此項技術者製作及使用本發明，在圖式中描繪用於製作MOSFET之一例示性矽基分離閘極溝渠式MOSFET(金屬氧化物矽場效電晶體)及幾個遮罩之各個部分。圖式並非詳盡的且元件不按比例，而是僅用於示範目的。
圖1以一透視截面圖描繪MOSFET晶片之一切片10。切片在終止區內。基板120、矽層在圖式之底部處。其通常用V族元素(諸如砷及磷)重摻雜用於一n型MOSFET；對於一p型MOSFET，摻雜劑將為III族，諸如硼。矽110之一磊晶(epi)矽層在基板上方。磊晶層之摻雜比基板輕得多。磊晶層之厚度通常由裝置崩潰電壓決定。由側壁115界定之兩個終止溝渠在圖1中描繪為彼此垂直。較窄溝渠係垂直於其長度切割，而寬溝渠平行於其長度。側壁115用一相對較厚二氧化矽層135內襯。在此例示性裝置中，二氧化矽層135係熱生長的。如所描繪，兩個溝渠用材料130填充，在此MOSFET中，材料130係摻雜多晶矽(poly)。從晶片之頂部沈積多晶矽，且隨後移除所沈積多晶矽之頂部部分。磊晶矽之一台面在兩個溝渠之間。台面及多晶矽之頂部由一相對較薄氧化矽層136覆蓋。幾個接觸孔150被描繪為開口穿過薄氧化物層至多晶矽材料130中。
在面朝彼此之兩個溝渠之上隅角處係後退至溝渠中之兩個袋狀凹槽511。在移除先前段落中描述之多晶矽之後產生沿著溝渠之長度 延展之凹槽。薄氧化物136將多晶矽130與凹槽511中之一第二多晶矽分開。
圖2描繪用於產生溝渠之一溝渠遮罩圖案20之一部分。在圖2中，相對寬之溝渠區段係安置於圖案之邊緣處之終止溝渠210，相對較薄且寬度均勻的是在由終止溝渠圍封之圖案之中心處的作用溝渠220。
台面230及240分開溝渠。台面230將鄰近作用溝渠220分開，且台面240將一作用溝渠220與一終止溝渠210分開。在此MOSFET設計中，台面230及台面240具有相同寬度。而且，在轉彎處，終止台面彎曲以在終止溝渠與作用溝渠之間維持一恆定台面寬度。此措施已被證明產生良好崩潰電壓效能。
如圖2中所描繪，溝渠以一梳狀佈局，其中一群組之平行作用溝渠220合併至一垂直終止溝渠210中。圖2描繪兩個鬆散聯鎖之溝渠梳。溝渠之間之台面呈一連續蛇形，因此作用溝渠之尖端未觸碰對置梳之手柄。圖2中之台面之寬度選擇為在溝渠之間相同。一連續台面區之效果係MOSFET裝置中之漂移區電阻降低，且沒有歸因於自偏壓之局部熱點。
圖3描繪上覆溝渠遮罩圖案20之多晶矽遮罩圖案30之一部分。陰影區域描繪包圍作用區域320之終止區域310。在場板多晶矽蝕刻程序中，橫向蝕刻侵蝕多晶矽遮罩30下方之多晶矽層之邊緣。過度蝕刻係為了清除場板多晶矽，防止其懸於台面之上，此可阻擋體植入及源極植入且導致緊挨著溝渠壁之電流洩漏路徑。
圖4描繪上覆溝渠遮罩及多晶矽遮罩之接觸遮罩40之一部分圖案。接觸件430定位於作用溝渠220之頂部上，閘極多晶矽透過接觸件430接收其偏壓。接觸件420定位於台面之頂部上。接觸件450定位於作 用區外部之場板多晶矽之頂部上。此有利於將至場板之接觸件定位在作用區外部，以避免場板電極與閘極電極之間之無意間短路。
圖5描繪上覆溝渠遮罩、多晶矽遮罩及接觸遮罩之一部分金屬遮罩圖案50。在圖5中，存在兩個金屬引線520，兩側係佔據晶片表面之一較大部分之一較寬金屬引線510。大金屬件510取決於MOSFET之設計連接源極或至汲極端子。例如，在本文中所描繪之MOSFET中，源極構造在頂部晶片表面111附近，且510係源極金屬。在其他MOSFET中，汲極可組態在頂部附近。圖5中亦描繪三個切割線6-6、7-7及8-8。沿著切割線之MOSFET之橫截面圖將在圖6、圖7及圖8中描繪。
圖6、圖7及圖8描繪前端製造程序之結束附近之MOSFET。
圖6係描繪MOSFET中之一終止溝渠及幾個作用溝渠之一橫截面圖60。終止溝渠具有兩個側壁115，其等由二氧化矽層135內襯且用場板多晶矽130填充。場板多晶矽在其中定位一接觸孔650之頂表面111上方延伸。金屬610穿過接觸孔與場板多晶矽130歐姆接觸。
圖6亦描繪幾個作用溝渠。在此MOSFET中，作用溝渠之深度及寬度小於終止溝渠之深度及寬度。各作用溝渠具有用閘極多晶矽140填充之一頂部部分及用場板多晶矽130填充之一下部分。作用溝渠中及終止溝渠中之場板多晶矽在溝渠之合併點處連接，如圖2中所描繪。
內襯作用溝渠之頂部部分之二氧化矽係閘極介電質136。二氧化矽僅為可用於閘極介電質之許多介電材料之一者。其他介電膜包含氮化矽。亦在圖6中描繪的是接觸孔630，閘極多晶矽穿過接觸孔630連接至閘極金屬620。接觸孔650及630開口穿過一相對較厚介電層660，其在 此例示性MOSFET中係基於二氧化矽的。亦可以使用其他材料。如圖6中所描繪，接觸孔650遠離凹槽511。
作用溝渠聚集在遠離晶片之邊緣之作用區102中。終止溝渠安置於終止區101中，終止區101延伸至裝置晶片之邊緣。一台面103在作用區與終止區之間，其自作用區過渡至終止區。過渡區103經設計以具有與作用溝渠之間之台面不同之雜質摻雜輪廓。
圖7描繪沿著圖5中之切割線7-7之橫截面圖。此視圖70描繪類似於圖1中之橫截面圖之兩個終止溝渠，其中添加介電層660、接觸孔650及連接終止溝渠中之場板多晶矽之金屬膜610。應注意，所有至場板之接觸件沿著終止溝渠之邊緣安置於距凹槽511中之閘極多晶矽之一定距離處，以確保在裝置操作期間處於不同電壓電位之場多晶矽與閘極多晶矽之間之良好電隔離。
圖8描繪沿著圖5中之切割線8-8之MOSFET。圖8描繪台面中之雜質摻雜之結果。作用溝渠之間之區域815用硼摻雜以形成體區。緊挨著閘極氧化物136之體區815在適當之偏壓下在體區中形成一通道。座落在體區上方之源極區810在n-MOSFET中係n型。應注意，在過渡區103中之台面中沒有此源極區。在此MOSFET中，台面區及場板與金屬510共用偏壓。若設計要求在台面及場板處分開偏壓，則連接圖8中之體區之金屬510將與圖6及圖7中之金屬610分開。緊接在接觸孔640下方之區接收一額外硼植入物以增強與體區之歐姆接觸。
圖式圖1至圖8補充說明書，因此可更容易地理解本發明。其等並不意味著詳盡性地詳述，且為了清晰起見，許多元件並未在每一圖式中重複。圖式中之元件不一定按比例。說明書中之圖式及相關聯描述僅 僅為本發明之例示性實施方案，且並不意味著限制僅在發明申請專利範圍中描述其範疇之本發明。
10:透視截面圖/切片
110:磊晶(epi)層/矽
115:溝渠壁/側壁
120:基板
130:場板多晶矽/材料/多晶矽材料/多晶矽
135:介電膜/二氧化矽層
136:閘極介電膜/氧化矽層/氧化物/閘極介電質/閘極氧化物
150:至場板之接觸孔
511:側壁凹槽中之多晶矽/凹槽

Claims (22)

  1. 一種分離閘極溝渠式裝置晶片，其包括：一頂部晶片表面；一基板；一作用區，其由一終止區圍封；終止溝渠，其等安置於該終止區中，自該頂部晶片表面朝向該基板延伸；複數個第一作用溝渠，其等安置於該作用區內；各第一作用溝渠具有合併至一第一終止溝渠中之一第一端及未合併至一第二終止溝渠中之一第二端；一第一導電材料，其安置於各第一作用溝渠中且在各終止溝渠中；及第一接觸孔，其等安置於該作用區外部，該第一導電材料穿過該等第一接觸孔電連接安置於該頂部晶片表面上方之一第一金屬引線。
  2. 如請求項1之分離閘極溝渠式裝置晶片，其中該第一金屬引線通向一源極或一汲極端子。
  3. 如請求項1之分離閘極溝渠式裝置晶片，其進一步包括安置於該第一導電材料上方之各作用溝渠之一上部分中之一第二導電材料。
  4. 如請求項3之分離閘極溝渠式裝置晶片，其進一步包括安置於該作用 區內部之第二接觸孔，該第二導電材料穿過該等第二接觸孔與安置於該頂部晶片表面上方之一第二金屬引線電接觸。
  5. 如請求項4之分離閘極溝渠式裝置晶片，其中該第二金屬引線通向一閘極端子。
  6. 如請求項5之分離閘極溝渠式裝置晶片，其進一步包括至台面(mesas)之接觸孔。
  7. 如請求項3之分離閘極溝渠式裝置晶片，其中該第一導電材料及該第二導電材料係摻雜多晶矽。
  8. 一種分離閘極溝渠式MOSFET裝置晶片，其包括：一頂部晶片表面；摻雜半導體材料之一基板；摻雜磊晶半導體材料之一層，其在該基板上方；一作用區及一終止區；一終止溝渠，其自該頂部晶片表面朝向該基板延伸，具有兩個相對側壁及一長度；一凹槽，其在一終止溝渠之頂部附近之一個隅角處，其後退至該終止溝渠中且具有內襯該凹槽之一第一介電膜之一層；及導電材料，其安置於該第一介電膜之兩側上。
  9. 如請求項8之分離閘極溝渠式MOSFET裝置晶片，其進一步包括填充該終止溝渠之一第一導電材料。
  10. 如請求項9之分離閘極溝渠式MOSFET裝置晶片，其中該凹槽安置於一終止區與一過渡區之間，沿著該終止溝渠之該長度延展。
  11. 如請求項9之分離閘極溝渠式MOSFET裝置晶片，其進一步包括：複數個作用溝渠，其等跨自該頂部晶片表面朝向該基板延伸之該作用區平行安置；該磊晶半導體材料之台面，其等安置於鄰近作用溝渠之間；及安置於各作用溝渠之一底部部分處之一導電材料、覆蓋該導電材料之一第二介電膜及在該第二介電膜上方之一導電材料。
  12. 如請求項11之分離閘極溝渠式MOSFET裝置晶片，其中該導電材料係摻雜多晶矽。
  13. 如請求項11之分離閘極溝渠式MOSFET裝置晶片，其進一步包括在該等作用溝渠側壁處之一閘極介電膜。
  14. 如請求項13之分離閘極溝渠式MOSFET裝置晶片，其進一步包括比安置於該作用溝渠側壁之一下部分處之該閘極介電膜厚之一第三介電膜。
  15. 一種分離閘極溝渠式裝置晶片，其包括 一作用區，其由一終止區包圍；終止溝渠，其劃定(delineating)該作用區之邊界；複數個第一平行作用溝渠，其等在該作用區中，合併至一第一垂直終止溝渠中，及一第二終止溝渠，其鄰近該等第一平行作用溝渠且與其等隔開。
  16. 如請求項15之分離閘極溝渠式裝置晶片，其進一步包括在該作用區中之複數個第二平行作用溝渠，其等合併至一第二垂直終止溝渠中，且與該等第一平行作用溝渠鬆散聯鎖(loosely interlocked)。
  17. 如請求項16之分離閘極溝渠式裝置晶片，其進一步包括安置於作用溝渠中之到達該等作用溝渠之接觸孔及到達該作用溝渠之間之台面中之接觸孔。
  18. 如請求項16之分離閘極溝渠式裝置晶片，其進一步包括安置於該等終止溝渠之一隅角處且與該等終止溝渠之一長度共同延伸之一凹槽結構。
  19. 如請求項18之分離閘極溝渠式裝置晶片，其進一步包括安置於該作用區外部之接觸孔，各作用溝渠之一底部部分中之一導電材料穿過該等接觸孔與一頂部晶片表面上之一金屬引線電連接。
  20. 如請求項19之分離閘極溝渠式裝置晶片，其中一作用區域沒有至該第一導電材料之接觸孔。
  21. 如請求項20之分離閘極溝渠式裝置晶片，其中該作用區域被分為複數個區塊，其中作用溝渠安置於各區塊中。
  22. 如請求項21之分離閘極溝渠式裝置晶片，其中金屬引線串列地、平行地或組合地連接該區塊。
TW110115845A 2021-03-31 2021-05-03 分離閘極溝渠式金屬氧化半導體場效電晶體 TWI838622B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US17/218,415 2021-03-31
US17/218,415 US11456379B1 (en) 2021-03-31 2021-03-31 Split-gate trench MOSFET

Publications (2)

Publication Number Publication Date
TW202240907A TW202240907A (zh) 2022-10-16
TWI838622B true TWI838622B (zh) 2024-04-11

Family

ID=83365781

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110115845A TWI838622B (zh) 2021-03-31 2021-05-03 分離閘極溝渠式金屬氧化半導體場效電晶體

Country Status (4)

Country Link
US (2) US11456379B1 (zh)
KR (1) KR20220136019A (zh)
CN (1) CN115148815A (zh)
TW (1) TWI838622B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11456379B1 (en) * 2021-03-31 2022-09-27 Diodes Incorporated Split-gate trench MOSFET
US11777027B2 (en) * 2021-06-29 2023-10-03 Sanken Electric Co., Ltd. Semiconductor device
CN117153885B (zh) * 2023-09-15 2024-05-28 陕西亚成微电子股份有限公司 分离栅沟槽mosfet器件及制备方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070210350A1 (en) * 2006-03-07 2007-09-13 Kabushiki Kaisha Toshiba Power semiconductor device, method for manufacturing same, and method for driving same
CN204144257U (zh) * 2013-10-21 2015-02-04 半导体元件工业有限责任公司 半导体器件

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7652326B2 (en) 2003-05-20 2010-01-26 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
US11127852B2 (en) * 2018-12-27 2021-09-21 Texas Instruments Incorporated Vertical trench gate MOSFET with deep well region for junction termination
US11456379B1 (en) * 2021-03-31 2022-09-27 Diodes Incorporated Split-gate trench MOSFET

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070210350A1 (en) * 2006-03-07 2007-09-13 Kabushiki Kaisha Toshiba Power semiconductor device, method for manufacturing same, and method for driving same
CN204144257U (zh) * 2013-10-21 2015-02-04 半导体元件工业有限责任公司 半导体器件

Also Published As

Publication number Publication date
US20220320331A1 (en) 2022-10-06
US11749750B2 (en) 2023-09-05
KR20220136019A (ko) 2022-10-07
US11456379B1 (en) 2022-09-27
CN115148815A (zh) 2022-10-04
TW202240907A (zh) 2022-10-16
US20230163211A1 (en) 2023-05-25

Similar Documents

Publication Publication Date Title
TWI838622B (zh) 分離閘極溝渠式金屬氧化半導體場效電晶體
US10355125B2 (en) Electrode contact structure for semiconductor device
US9806175B2 (en) Power MOSFET device structure for high frequency applications
TWI613732B (zh) 溝槽式mosfet及其製備方法
US9245963B2 (en) Insulated gate semiconductor device structure
US9306018B2 (en) Trench shielding structure for semiconductor device and method
US10777661B2 (en) Method of manufacturing shielded gate trench MOSFET devices
KR100589252B1 (ko) 자기 정렬된 소스 및 접촉을 가진 트랜치 ｆｅｔ
TWI395294B (zh) 溝式閘極場效電晶體及其形成方法
US7915672B2 (en) Semiconductor device having trench shield electrode structure
CN105304692B (zh) 用于在沟槽功率mosfet中优化端接设计的不对称多晶硅栅极的制备方法
US5763915A (en) DMOS transistors having trenched gate oxide
US8362548B2 (en) Contact structure for semiconductor device having trench shield electrode and method
EP3965166A1 (en) Trench field effect transistor structure and preparation method therefor
CN113053738A (zh) 一种分裂栅型沟槽mos器件及其制备方法
JP4025063B2 (ja) 半導体装置
TW202215548A (zh) Ｌｄｍｏｓ電晶體及其製造方法
JP2002026323A (ja) トレンチ底部に厚いポリシリコン絶縁層を有するトレンチゲート型ｍｉｓデバイスの製造方法
US6800917B2 (en) Bladed silicon-on-insulator semiconductor devices and method of making
US11652170B2 (en) Trench field effect transistor structure free from contact hole
KR102062050B1 (ko) 결합된 게이트 트렌치 및 컨택 에칭 프로세스 및 그와 관련된 구조체
CN115101524A (zh) 双向功率器件