TWI809448B - Event recorder and method thereof - Google Patents

Event recorder and method thereof Download PDF

Info

Publication number
TWI809448B
TWI809448B TW110125612A TW110125612A TWI809448B TW I809448 B TWI809448 B TW I809448B TW 110125612 A TW110125612 A TW 110125612A TW 110125612 A TW110125612 A TW 110125612A TW I809448 B TWI809448 B TW I809448B
Authority
TW
Taiwan
Prior art keywords
combination
event
chip
data
unit
Prior art date
Application number
TW110125612A
Other languages
Chinese (zh)
Other versions
TW202303506A (en
Inventor
陳光宏
羅順弘
鐘年益
劉宇舜
Original Assignee
光寶科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 光寶科技股份有限公司 filed Critical 光寶科技股份有限公司
Priority to TW110125612A priority Critical patent/TWI809448B/en
Publication of TW202303506A publication Critical patent/TW202303506A/en
Application granted granted Critical
Publication of TWI809448B publication Critical patent/TWI809448B/en

Links

Images

Landscapes

  • Debugging And Monitoring (AREA)
  • Recording Measured Values (AREA)
  • Time Recorders, Dirve Recorders, Access Control (AREA)

Abstract

The application provides an event recorder and method thereof for a power supply. The event record method includes selecting an event combination; based on the selected event combination, performing a setting step to set a trigger source combination and a record data combination, the setting step further including any combination of the following: setting a record data type combination, setting a trigger type combination, setting a resolution combination and setting a logic combination; and in response to a logic combination result of the trigger source combination, storing the record data combination in a storage unit.

Description

事件記錄器及其方法 Event recorder and its methods

本發明是有關於一種事件記錄器及其方法。 The invention relates to an event recorder and its method.

以目前而言,電源供應器配置有黑盒子。當電源供應器意外關機或當機,透過檢視黑盒子所記錄的資料,可以了解故障發生原因。 As it stands now, power supplies are configured with black boxes. When the power supply is unexpectedly shut down or crashed, by checking the data recorded in the black box, you can understand the cause of the failure.

較先進電源供應器的黑盒子可以記錄當機後的一段時間內所發生的事件,但其仍未解決不同晶片內的資料同步問題。 The black box of the more advanced power supply can record the events that occurred within a period of time after the shutdown, but it still does not solve the problem of data synchronization in different chips.

此外,目前觸發事件是固定的,且觸發事件可能受限於機台當機或輸入有問題。實際上,即便是電源供應器未當機的情況下,仍有許多問題(如均流不穩定)會影響到系統品質。 In addition, the current trigger event is fixed, and the trigger event may be limited by machine crashes or input problems. In fact, even when the power supply is not shut down, there are still many problems (such as unstable current sharing) that will affect the system quality.

此外,目前的電源供應器也未能調整/設定觸發源,實際上,調整/設定觸發源對於不同系統應用面是極有幫助的。 In addition, the current power supply cannot adjust/set the trigger source. In fact, adjusting/setting the trigger source is extremely helpful for different system applications.

更甚至,目前的電源供應器也未能調整/設定所記錄的資料等。而且,目前的電源供應器也未能調整/設定資料解析度或時間解析度,實際上,資料解析度或時間解析度之調整/設定對於了解不同故障條件是有必要。 What's more, the current power supply cannot adjust/set the recorded data, etc. Moreover, the current power supply cannot adjust/set the data resolution or the time resolution. In fact, the adjustment/setting of the data resolution or the time resolution is necessary to understand different fault conditions.

本發明係有關於一種事件記錄器及其方法,可根據所選擇的事件,進行觸發源及所記錄資料的設定,以增加對觸發事件得分析與了解。 The invention relates to an event recorder and its method, which can set the trigger source and recorded data according to the selected event, so as to increase the analysis and understanding of the trigger event.

根據本案一方面,提出一種事件記錄器,包括:一適應性事件選擇單元,選擇一事件組合;一設定單元,根據所選擇的該事件組合,執行一設定,該設定單元設定一觸發源組合與一所記錄資料組合,且該設定單元執行後續之任意組合:設定一觸發源組合、設定一所記錄資料組合、設定一所記錄資料類型組合、設定一觸發類型組合、設定一解析度組合、設定一邏輯組合組合;以及一事件記錄單元,回應於該觸發源組合之一邏輯組合結果,將該所記錄資料組合儲存於一儲存單元內。 According to one aspect of this case, an event recorder is proposed, including: an adaptive event selection unit, which selects an event combination; a setting unit, which performs a setting according to the selected event combination, and the setting unit sets a trigger source combination and A combination of recorded data, and the setting unit executes any subsequent combination: setting a trigger source combination, setting a recorded data combination, setting a recorded data type combination, setting a trigger type combination, setting a resolution combination, setting a logical combination combination; and an event recording unit, which stores the recorded data combination in a storage unit in response to a logical combination result of the trigger source combination.

根據本案另一方面,提出一種事件記錄方法,方法包括:選擇一事件組合;根據所選擇的該事件組合,執行一設定以設定一觸發源組合與一所記錄資料組合,該設定更包括後續之任意組合:設定一觸發源組合、設定一所記錄資料組合、設定一所記錄資料類型組合、設定一觸發類型組合、設定一解析度組合、設定一邏輯組合;以及回應於該觸發源組合之一邏輯組合結果,將該所記錄資料組合儲存於一儲存單元內。 According to another aspect of this case, an event recording method is proposed, the method includes: selecting an event combination; according to the selected event combination, performing a setting to set a trigger source combination and a recorded data combination, the setting further includes subsequent Any combination: set a trigger source combination, set a recorded data combination, set a recorded data type combination, set a trigger type combination, set a resolution combination, set a logic combination; and respond to one of the trigger source combinations As a result of the logical combination, the recorded data combination is stored in a storage unit.

為了對本發明之上述及其他方面有更佳的瞭解,下文特舉實施例,並配合所附圖式詳細說明如下: In order to have a better understanding of the above-mentioned and other aspects of the present invention, the following specific examples are given in detail with the accompanying drawings as follows:

100:電源供應器 100: Power supply

70:通訊介面 70: Communication interface

50:系統 50: system

110:事件記錄器 110: Event recorder

210:適應性事件選擇單元 210: Adaptive Event Selection Unit

220:觸發源設定單元 220: trigger source setting unit

230:記錄資料設定單元 230: record data setting unit

240:資料類型設定單元 240: data type setting unit

250:觸發類型設定單元 250: trigger type setting unit

260:解析度設定單元 260: resolution setting unit

270:邏輯單元 270: logic unit

280:事件記錄單元 280:Event recording unit

290:資料同步單元 290: data synchronization unit

295:儲存單元 295: storage unit

215:設定單元 215: Setting unit

SC:系統晶片 SC: System Chip

C1~CN:晶片 C1~CN: chip

410-465:步驟 410-465: Steps

510-580:步驟 510-580: Steps

CH1~CH9:通道 CH1~CH9: channel

610:診斷工具 610:Diagnostic tools

第1圖繪示根據本案一實施例的具有事件記錄器之電源供應器之示意圖。 FIG. 1 is a schematic diagram of a power supply with an event recorder according to an embodiment of the present invention.

第2圖繪示根據本案一實施例的事件記錄器之功能方塊圖。 FIG. 2 shows a functional block diagram of an event recorder according to an embodiment of the present invention.

第3A圖至第3C圖顯示本案實施例於不同事件下的操作示意圖。 FIG. 3A to FIG. 3C show the schematic diagrams of the operation of the embodiment of the present case under different events.

第4A圖與第4B圖顯示根據本案一實施例的電源供應器內的不同晶片達成資料同步的示意圖。 FIG. 4A and FIG. 4B are schematic diagrams showing data synchronization between different chips in the power supply according to an embodiment of the present invention.

第4C圖顯示根據本案一實施例的電源供應器內的不同晶片內部緩衝器之同步流程圖。 FIG. 4C shows a flowchart of synchronizing different chip internal buffers in a power supply according to an embodiment of the present invention.

第4D圖顯示根據本案一實施例的在不同晶片之間達成資料同步的流程圖。 FIG. 4D shows a flow chart of achieving data synchronization between different chips according to an embodiment of the present invention.

第5圖顯示根據本案一實施例的事件記錄方法之流程圖。 FIG. 5 shows a flowchart of an event recording method according to an embodiment of the present invention.

第6圖顯示根據本案一實施例的利用狀態圖。 FIG. 6 shows a utilization state diagram according to an embodiment of the present invention.

本說明書的技術用語係參照本技術領域之習慣用語,如本說明書對部分用語有加以說明或定義,該部分用語之解釋係以本說明書之說明或定義為準。本揭露之各個實施例分別具有一或多個技術特徵。在可能實施的前提下,本技術領域具有通常知識者可選擇性地實施任一實施例中部分或全部的技術特徵,或者選擇性地將這些實施例中部分或全部的技術特徵加以組合。 The technical terms in this specification refer to the customary terms in this technical field. If some terms are explained or defined in this specification, the explanations or definitions of these terms shall prevail. Each embodiment of the disclosure has one or more technical features. On the premise of possible implementation, those skilled in the art may selectively implement some or all of the technical features in any embodiment, or selectively combine some or all of the technical features in these embodiments.

第1圖繪示根據本案一實施例的具有事件記錄器之電源供應器之示意圖。如第1圖所示之電子元件,例如是電源供 應器100包括事件記錄器110及其他元件(未示出)。電源供應器100透過通訊介面70而通訊/耦接於系統50。系統50例如但不受限於為雲端伺服器、伺服器、儲存裝置、網路裝置、電源機箱(power shelf)等。電源供應器100例如但不受限於為不斷電系統(Uninterruptible Power Supply,UPS)、電池備援電力模組(Backup Battery Unit,BBU)等。 FIG. 1 is a schematic diagram of a power supply with an event recorder according to an embodiment of the present invention. The electronic components shown in Figure 1, such as power supply The responder 100 includes an event recorder 110 and other elements (not shown). The power supply 100 communicates/couples to the system 50 through the communication interface 70 . The system 50 is, for example but not limited to, a cloud server, a server, a storage device, a network device, a power shelf, and the like. The power supply 100 is, for example but not limited to, an uninterruptible power supply system (Uninterruptible Power Supply, UPS), a battery backup power module (Backup Battery Unit, BBU) and the like.

第2圖繪示根據本案一實施例的事件記錄器之功能方塊圖。事件記錄器110包括:適應性事件選擇單元210、觸發源設定單元220、記錄資料設定單元230、資料類型設定單元240、觸發類型設定單元250、解析度設定單元260、邏輯單元270、事件記錄單元280、資料同步單元290與儲存單元295。在本案其他可能例子中,儲存單元295可位於事件記錄器110之外部,此亦在本案精神範圍內。儲存單元295例如但不受限於為硬碟等。 FIG. 2 shows a functional block diagram of an event recorder according to an embodiment of the present invention. The event recorder 110 includes: an adaptive event selection unit 210, a trigger source setting unit 220, a record data setting unit 230, a data type setting unit 240, a trigger type setting unit 250, a resolution setting unit 260, a logic unit 270, and an event recording unit 280 . The data synchronization unit 290 and the storage unit 295 . In other possible examples of the present application, the storage unit 295 may be located outside the event recorder 110, which is also within the spirit of the present application. The storage unit 295 is, for example but not limited to, a hard disk.

在本案一實施例中,觸發源設定單元220、記錄資料設定單元230、資料類型設定單元240、觸發類型設定單元250、解析度設定單元260、邏輯單元270亦可合稱為設定單元215。其中,於本案其他可能實施例中,設定單元215可包括:觸發源設定單元220、記錄資料設定單元230、資料類型設定單元240、觸發類型設定單元250、解析度設定單元260與邏輯單元270之任意組合,此亦在本案精神範圍內。 In an embodiment of the present case, the trigger source setting unit 220 , the recording data setting unit 230 , the data type setting unit 240 , the trigger type setting unit 250 , the resolution setting unit 260 , and the logic unit 270 can also be collectively referred to as the setting unit 215 . Wherein, in other possible embodiments of this case, the setting unit 215 may include: a trigger source setting unit 220, a record data setting unit 230, a data type setting unit 240, a trigger type setting unit 250, a resolution setting unit 260 and a logic unit 270. Any combination is also within the spirit of this case.

在本案一實施例中,事件記錄器110、適應性事件 選擇單元210、觸發源設定單元220、記錄資料設定單元230、資料類型設定單元240、觸發類型設定單元250、解析度設定單元260、邏輯單元270、事件記錄單元280與資料同步單元290可以例如是藉由使用一晶片、晶片內的一電路區塊、一韌體電路、含有數個電子元件及導線的電路板或儲存複數組程式碼的一儲存媒體來實現,也可藉由對應軟體或程式來實現,此皆在本案精神範圍內。 In an embodiment of this case, the event recorder 110, the adaptive event The selection unit 210, the trigger source setting unit 220, the record data setting unit 230, the data type setting unit 240, the trigger type setting unit 250, the resolution setting unit 260, the logic unit 270, the event recording unit 280 and the data synchronization unit 290 can be, for example, Realized by using a chip, a circuit block in a chip, a firmware circuit, a circuit board containing several electronic components and wires, or a storage medium storing a plurality of sets of program codes, or by corresponding software or programs This is all within the scope of the spirit of this case.

適應性事件選擇單元210可依照使用者選擇而選擇不同的事件組合,例如但不受限於:均流不穩定、通訊失敗、輸入不穩定等事件或其組合。一旦選擇事件組合後,適應性事件選擇單元210可建議與設定相關資料,以改善對故障原因的了解。 The adaptive event selection unit 210 can select different event combinations according to the user's selection, such as but not limited to: current sharing instability, communication failure, input instability and other events or combinations thereof. Once the event combination is selected, the adaptive event selection unit 210 can suggest and set related data to improve the understanding of the cause of the failure.

觸發源設定單元220可根據使用者所選擇的事件組合,而設定/調整觸發源組合。觸發源組合,例如但不受限於:輸出電壓高於第一額定電壓,例如是12.6V;均流不穩定誤差大於10%等等之觸發源或其組合。觸發源設定單元220可根據系統需求與系統時脈/時間,來達成系統快照(system snapshot)。對於電源供應器100未當機的情況下,調整觸發源組合有助於對該些事件的了解與認知。電源供應器100未當機的情況,例如但不受限於:均流不穩定、通訊失敗、輸入不穩定等。此外,觸發源設定單元220亦可支援事件觸發組合(event trigger portfolio)。更甚者,觸發源設定單元220可支援多重觸發條件組合,例如是邊緣觸發(edge trigger)、脈衝觸發等。 The trigger source setting unit 220 can set/adjust the trigger source combination according to the event combination selected by the user. Combinations of trigger sources, such as but not limited to: trigger sources whose output voltage is higher than the first rated voltage, such as 12.6V; unstable error of current sharing greater than 10%, or a combination thereof. The trigger source setting unit 220 can achieve a system snapshot according to system requirements and system clock/time. For the situation that the power supply 100 is not shut down, adjusting the combination of trigger sources is helpful to understand and recognize these events. The situation that the power supply 100 is not shut down is, for example but not limited to: unstable current sharing, communication failure, unstable input and so on. In addition, the trigger source setting unit 220 can also support an event trigger portfolio. What's more, the trigger source setting unit 220 can support multiple combinations of trigger conditions, such as edge trigger, pulse trigger and so on.

記錄資料設定單元230可根據需求或所選事件組合而來設定/調整所記錄資料組合。所記錄資料組合,例如但不受限於:輸出入電壓、輸出入電流、通訊介面、延遲控制、功率電晶體的閘極-源極電壓、內部旗標與狀態等所記錄資料或其組合。 The recorded data setting unit 230 can set/adjust the recorded data combination according to the requirement or the selected event combination. The combination of recorded data, such as but not limited to: input/output voltage, input/output current, communication interface, delay control, gate-source voltage of power transistor, internal flag and status, etc., or a combination thereof.

資料類型設定單元240可根據所選事件組合而設定所記錄資料類型組合。資料類型組合,例如但不受限於:布林值(真、偽)、方均根值(root-mean-square,RMS)、峰值對峰值(peak-to-peak)、最大值/最小值、均值(mean)、責任周期(duty cycle)、頻率、瞬間值等資料類型或其組合。資料類型設定單元240所設定的資料類型組合有關於記錄資料設定單元230的所記錄資料組合。比如,當記錄資料設定單元230的所記錄資料組合為輸出入電壓時,資料類型設定單元240所設定的資料類型組合可以是瞬間值。 The data type setting unit 240 can set the recorded data type combination according to the selected event combination. Combinations of data types, such as but not limited to: Boolean (true, false), root-mean-square (RMS), peak-to-peak, max/min, mean (mean), duty cycle (duty cycle), frequency, instantaneous value and other data types or combinations thereof. The data type combination set by the data type setting unit 240 is related to the recorded data combination of the recorded data setting unit 230 . For example, when the combination of the recorded data of the recording data setting unit 230 is an input/output voltage, the combination of data types set by the data type setting unit 240 may be an instantaneous value.

觸發類型設定單元250可根據所選事件組合而設定/調整(多重)觸發類型組合,例如但不受限於:邊緣(edge)觸發、順序(sequence)觸發、超時(time out)觸發、脈衝寬度(pulse width)觸發等觸發類型或其組合。 The trigger type setting unit 250 can set/adjust (multiple) trigger type combinations according to the selected event combination, such as but not limited to: edge (edge) trigger, sequence (sequence) trigger, timeout (time out) trigger, pulse Trigger types such as pulse width triggers or combinations thereof.

解析度設定單元260可根據所選事件組合而設定/調整解析度組合,解析度組合包括時間解析度及/或資料解析度。解析度設定單元260可根據故障類型而自動設定/調整時間解析度。此外,解析度設定單元260亦可設定多重時間解析度,以提供不同分析觀點。 The resolution setting unit 260 can set/adjust the resolution combination according to the selected event combination, and the resolution combination includes time resolution and/or data resolution. The resolution setting unit 260 can automatically set/adjust the time resolution according to the fault type. In addition, the resolution setting unit 260 can also set multiple time resolutions to provide different analysis viewpoints.

邏輯單元270可根據所選事件組合而對觸發源組合進行邏輯組合,例如但不受限於:邏輯及(AND)、邏輯或(OR)、邏輯互斥或(XOR)等,然後輸出一邏輯組合結果。 The logic unit 270 can logically combine the trigger source combination according to the selected event combination, such as but not limited to: logic and (AND), logic or (OR), logic exclusive or (XOR), etc., and then output a logic Combined results.

事件記錄單元280可回應於邏輯單元270的輸出而將資料記錄於儲存單元295。 The event recording unit 280 can record data in the storage unit 295 in response to the output of the logic unit 270 .

如電源供應器100包括有複數個內部晶片以記錄資料,資料同步單元290可使得電源供應器100的其他內部晶片之間達成記錄資料的同步,以提供對故障原因的較佳觀點。此外,資料同步單元290也可達成不同時間解析度的對齊。事件記錄單元280的所記錄資料組合經過資料同步單元290的資料同步後而儲存於儲存單元295內。 If the power supply 100 includes a plurality of internal chips for recording data, the data synchronization unit 290 can synchronize the recording data among other internal chips of the power supply 100 to provide a better view of the cause of the failure. In addition, the data synchronization unit 290 can also achieve alignment of different time resolutions. The recorded data combination of the event recording unit 280 is stored in the storage unit 295 after being synchronized by the data synchronization unit 290 .

第3A圖至第3C圖顯示本案實施例於不同事件下的操作示意圖。第3A圖顯示均流不穩定事件的操作示意圖。第3B圖顯示主輸出故障事件的操作示意圖。第3C圖顯示通訊失敗事件的操作示意圖。 FIG. 3A to FIG. 3C show the schematic diagrams of the operation of the embodiment of the present case under different events. Figure 3A shows a schematic diagram of the operation of a current sharing instability event. Figure 3B shows a schematic diagram of operation in the event of a primary output failure. FIG. 3C shows a schematic diagram of the operation of a communication failure event.

在第3A圖中,使用者在適應性事件選擇單元210上選擇均流不穩定(current share instability)事件。回應於此,觸發源設定單元220設定觸發源組合為「輸出電壓大於第一額定電壓,例如是12.6V(Vout>12.6V)」與「均流誤差大於10%(CS error>10%)」;記錄資料設定單元230則設定所記錄資料組合為:輸出電壓(Vout)、輸出電流(Iout)、均流命令CSin、均流回授CSout、輸入電壓(Vin)、主體電壓(Vbulk)、均流(Ishare)、內部 均流旗標(internal CS flag);資料類型設定單元240所設定的資料類型組合為:輸出電壓(Vout)的瞬間值(instant)、輸出電流(Iout)的瞬間值、均流命令CSin的瞬間值、均流回授CSout的瞬間值、輸入電壓的平均值(average)、主體電壓的平均值、均流的方均根值(RMS)、內部均流旗標的布林值(BOOL);觸發類型設定單元250所設定的觸發類型組合則為:邊緣(edge)觸發(亦即,當輸出電壓大於第一額定電壓,例如是大於12.6V時,會觸發)與邊緣觸發(亦即,當均流誤差大於10%時,會觸發);解析度設定單元260所設定的解析度組合為:輸出電壓(Vout)的解析度為0.5V/20μs、輸出電流的解析度為1A/20μs、均流命令CSin的解析度為0.1V/20μs、均流回授CSout的解析度為0.1V/20μs、輸入電壓的解析度為1V/100μs、主體電壓的解析度為1V/100μs、均流的解析度為0.1V/20μs、內部均流旗標的解析度為NA(無);邏輯單元270的邏輯組合為邏輯或(OR)。 In FIG. 3A , the user selects a current share instability event on the adaptive event selection unit 210 . In response to this, the trigger source setting unit 220 sets the trigger source combination as "the output voltage is greater than the first rated voltage, such as 12.6V (Vout>12.6V)" and "the current sharing error is greater than 10% (CS error>10%)". The recorded data setting unit 230 sets the recorded data combination as: output voltage (Vout), output current (Iout), current sharing command CSin, current sharing feedback CSout, input voltage (Vin), main body voltage (Vbulk), average Stream (Ishare), Internal Current sharing flag (internal CS flag); the data type combination set by the data type setting unit 240 is: the instantaneous value (instant) of the output voltage (Vout), the instantaneous value of the output current (Iout), and the instantaneous value of the current sharing command CSin Value, instantaneous value of current sharing feedback CSout, average value of input voltage (average), average value of main body voltage, root mean square value (RMS) of current sharing, Bollinger value (BOOL) of internal current sharing flag; trigger type setting The combination of trigger types set by the unit 250 is: edge trigger (that is, when the output voltage is greater than the first rated voltage, for example, greater than 12.6V, it will trigger) and edge trigger (that is, when the current sharing error When it is greater than 10%, it will trigger); the resolution combination set by the resolution setting unit 260 is: the resolution of the output voltage (Vout) is 0.5V/20μs, the resolution of the output current is 1A/20μs, the current sharing command CSin The resolution of CSout is 0.1V/20μs, the resolution of CSout is 0.1V/20μs, the resolution of input voltage is 1V/100μs, the resolution of main voltage is 1V/100μs, and the resolution of current sharing is 0.1 The resolution of V/20 μs and the internal current sharing flag is NA (none); the logical combination of the logic unit 270 is logical or (OR).

亦即,於第3A圖中,當輸出電壓大於12.6V或者當均流誤差大於10%時,邏輯單元270會輸出邏輯高信號給事件記錄單元280,以將所記錄的資料組合(輸出電壓、輸出電流、均流命令CSin、均流回授CSout、輸入電壓、主體電壓、均流、內部均流旗標等)經過資料同步單元290進行同步後再記錄於儲存單元295。 That is, in Figure 3A, when the output voltage is greater than 12.6V or when the current sharing error is greater than 10%, the logic unit 270 will output a logic high signal to the event recording unit 280 to combine the recorded data (output voltage, The output current, the current sharing command CSin, the current sharing feedback CSout, the input voltage, the main voltage, the current sharing, the internal current sharing flag, etc.) are synchronized by the data synchronization unit 290 and then recorded in the storage unit 295 .

在第3B圖中,使用者在適應性事件選擇單元210上選擇主輸出故障(main output failure)事件。回應於此,觸發 源設定單元220設定觸發源組合為「主輸出電壓關閉(main output off)」、「電源良好信號下降(power good signal drops)」、「輸出電壓小於第二額定電壓,例如是11.4V(Vout<11.4V)」與「輸入良好信號(input good)」;記錄資料設定單元230則設定所記錄資料組合為:輸出電壓(Vout)、輸出電流(Iout)、輸入電壓(Vin)、主體電壓(Vbulk)、主體電壓良好訊號PFCOK、輸入電壓良好訊號ACOK、功率良好信號(POWERGOOD)、均流(Ishare);資料類型設定單元240所設定的資料類型組合為:輸出電壓(Vout)的瞬間值(instant)、輸出電流(Iout)的瞬間值、輸入電壓(Vin)的瞬間值、主體電壓(Vbulk)的瞬間值、主體電壓良好訊號PFCOK的瞬間值、輸入電壓良好訊號ACOK的瞬間值、功率良好信號(POWERGOOD)的布林值(BOOL)與均流(Ishare)的瞬間值;觸發類型設定單元250所設定的觸發類型組合則為:邊緣觸發(亦即,當主輸出電壓被關閉時,會觸發)、邊緣觸發(亦即,當電源良好信號下降時,會觸發)、邊緣觸發(亦即,當輸出電壓小於11.4V時,會觸發)與邊緣觸發(亦即,當輸入良好信號下降時,會觸發);解析度設定單元260所設定的解析度組合為:輸出電壓(Vout)的解析度為0.5V/20μs、輸出電流(Iout)的解析度為1A/20μs、輸入電壓(Vin)的解析度為1V/100μs、主體電壓(Vbulk)的解析度為1V/100μs、主體電壓良好訊號PFCOK的解析度為0.5V/20μs、輸入電壓良好訊號ACOK的解析度為0.5V/20μs、功率良好信號(POWERGOOD)的解析度為NA(無)、 均流(Ishare)的解析度為0.5V/20μs;邏輯單元270的邏輯組合為邏輯或(OR)、邏輯或(OR)、邏輯及(AND)(亦即,該4個觸發源,兩兩進行邏輯或之後,再進行邏輯及)。當邏輯單元270輸出邏輯高信號給事件記錄單元280時,事件記錄單元280將所記錄資料組合(輸出電壓(Vout)、輸出電流(Iout)、輸入電壓(Vin)、主體電壓(Vbulk)、主體電壓良好訊號PFCOK、輸入電壓良好訊號ACOK、功率良好信號(POWERGOOD)、均流(Ishare)等)經過資料同步單元290進行同步後再記錄於儲存單元295。 In FIG. 3B , the user selects a main output failure event on the adaptive event selection unit 210 . In response to this, trigger The source setting unit 220 sets the combination of trigger sources as "the main output voltage is off (main output off)", "power good signal drops (power good signal drops)", "the output voltage is less than the second rated voltage, such as 11.4V (Vout< 11.4V)" and "input good signal (input good)"; the recorded data setting unit 230 sets the recorded data combination as: output voltage (Vout), output current (Iout), input voltage (Vin), main body voltage (Vbulk ), main body voltage good signal PFCOK, input voltage good signal ACOK, power good signal (POWERGOOD), current sharing (Ishare); the data type combination set by the data type setting unit 240 is: output voltage (Vout) instantaneous value (instant ), instantaneous value of output current (Iout), instantaneous value of input voltage (Vin), instantaneous value of bulk voltage (Vbulk), instantaneous value of main voltage good signal PFCOK, instantaneous value of input voltage good signal ACOK, power good signal The Bollinger value (BOOL) of (POWERGOOD) and the instantaneous value of current sharing (Ishare); the trigger type combination set by the trigger type setting unit 250 is: edge trigger (that is, when the main output voltage is closed, it will trigger ), edge-triggered (that is, triggers when the power-good signal falls), edge-triggered (that is, triggers when the output voltage is less than 11.4V), and edge-triggered (that is, when the input-good signal falls, will trigger); the resolution combination set by the resolution setting unit 260 is: the resolution of the output voltage (Vout) is 0.5V/20μs, the resolution of the output current (Iout) is 1A/20μs, and the resolution of the input voltage (Vin) The resolution is 1V/100μs, the resolution of the main body voltage (Vbulk) is 1V/100μs, the resolution of the main body voltage good signal PFCOK is 0.5V/20μs, the resolution of the input voltage good signal ACOK is 0.5V/20μs, the power is good The resolution of the signal (POWERGOOD) is NA (none), The resolution of the current sharing (Ishare) is 0.5V/20μs; the logic combination of the logic unit 270 is logic or (OR), logic or (OR), logic and (AND) (that is, the 4 trigger sources, two by two After performing a logical OR, perform a logical AND). When the logic unit 270 outputs a logic high signal to the event recording unit 280, the event recording unit 280 combines the recorded data (output voltage (Vout), output current (Iout), input voltage (Vin), body voltage (Vbulk), body The voltage good signal PFCOK, input voltage good signal ACOK, power good signal (POWERGOOD), current sharing (Ishare, etc.) are synchronized by the data synchronization unit 290 and then recorded in the storage unit 295 .

在第3C圖中,使用者在適應性事件選擇單元210上選擇通訊失敗(Communication Error)事件。回應於此,觸發源設定單元220設定觸發源組合為「I2C通訊協定失敗(I2C protocol error)」與「PMbus通訊超時(PMbus Communication Timeout)」;記錄資料設定單元230則設定所記錄資料組合為:串列資料線SDA、串列時脈線SCL、輸出電壓(Vout)、輸出電流(Iout)、內部I2C緩衝器(internal I2C buffer)與內部I2C狀態(internal I2C state);資料類型設定單元240所設定的資料類型組合為:串列資料線SDA的瞬間值(instant)、串列時脈線SCL的瞬間值(instant)、輸出電壓(Vout)的瞬間值(instant)、輸出電流(Iout)的瞬間值、內部I2C緩衝器的資料位元組與內部I2C狀態(internal I2C state)的狀態資料;觸發類型設定單元250所設定的觸發類型組合則為:順序(亦即,當串列資料線SDA及串列時脈線SCL發生通訊協議錯誤,會觸發)、超時(亦即,當PMbus 通訊超時的時候,會觸發);解析度設定單元260所設定的解析度組合為:串列資料線SDA的解析度為0.5V/20μs、串列時脈線SCL的解析度為0.5V/20μs、輸出電壓(Vout)的解析度為0.5V/20μs、輸出電流(Iout)的解析度為1A/20μs、內部I2C緩衝器的解析度為NA(無)、內部I2C狀態的解析度為NA(無);邏輯單元270的邏輯組合為邏輯或(OR)(亦即,當I2C通訊協定失敗或PMbus通訊超時之一為觸發時,邏輯單元270輸出邏輯高信號)。當邏輯單元270輸出邏輯高信號給事件記錄單元280時,事件記錄單元280將所記錄資料組合(串列資料線SDA、串列時脈線SCL、輸出電壓(Vout)、輸出電流(Iout)、內部I2C緩衝器(internal I2C buffer)與內部I2C狀態(internal I2C state)等)經過資料同步單元290進行同步後再記錄於儲存單元295。 In FIG. 3C , the user selects a Communication Error event on the adaptive event selection unit 210 . In response to this, the trigger source setting unit 220 sets the combination of trigger sources as “I2C protocol error (I2C protocol error)” and “PMbus communication overtime (PMbus Communication Timeout)”; the record data setting unit 230 sets the combination of recorded data as : serial data line SDA, serial clock line SCL, output voltage (Vout), output current (Iout), internal I2C buffer (internal I2C buffer) and internal I2C state (internal I2C state); data type setting unit 240 The set data type combination is: the instantaneous value (instant) of the serial data line SDA, the instantaneous value (instant) of the serial clock line SCL, the instantaneous value (instant) of the output voltage (Vout), and the output current (Iout) The instantaneous value of the internal I2C buffer data bytes and the state data of the internal I2C state (internal I2C state); the trigger type combination set by the trigger type setting unit 250 is: sequence (that is, when the serial data line SDA and serial clock line SCL have a communication protocol error, which will trigger), timeout (that is, when the PMbus When the communication is overtime, it will be triggered); the resolution combination set by the resolution setting unit 260 is: the resolution of the serial data line SDA is 0.5V/20μs, and the resolution of the serial clock line SCL is 0.5V/20μs 20μs, the resolution of the output voltage (Vout) is 0.5V/20μs, the resolution of the output current (Iout) is 1A/20μs, the resolution of the internal I2C buffer is NA (none), the resolution of the internal I2C state is NA (none); the logic combination of the logic unit 270 is logic or (OR) (that is, when one of the I2C communication protocol failure or the PMbus communication timeout is triggered, the logic unit 270 outputs a logic high signal). When the logic unit 270 outputs a logic high signal to the event recording unit 280, the event recording unit 280 combines the recorded data (serial data line SDA, serial clock line SCL, output voltage (Vout), output current (Iout), The internal I2C buffer (internal I2C buffer) and the internal I2C state (internal I2C state, etc.) are synchronized by the data synchronization unit 290 and then recorded in the storage unit 295 .

第4A圖與第4B圖顯示根據本案一實施例的電源供應器內的不同晶片達成資料同步的示意圖。於第4A圖中,系統晶片SC發出觸發信號TS給複數個晶片C1~CN,以達成該些複數個晶片C1~CN之間的資料同步。於第4B圖中,電源供應器之一系統晶片SC發出觸發信號TS給該些複數個晶片C1~CN之一目標晶片,以達成晶片C1~CN之間的資料同步,其中,該目標晶片是指接收該觸發信號TS之該晶片,以第4B圖為例,晶片C2為該目標晶片。至於是以第4A圖或以第4B圖來達成資料同步則可取決於所使用的通訊介面。 FIG. 4A and FIG. 4B are schematic diagrams showing data synchronization between different chips in the power supply according to an embodiment of the present invention. In FIG. 4A, the system chip SC sends a trigger signal TS to a plurality of chips C1˜CN to achieve data synchronization among the plurality of chips C1˜CN. In Fig. 4B, a system chip SC of the power supply unit sends a trigger signal TS to a target chip of the plurality of chips C1~CN to achieve data synchronization among the chips C1~CN, wherein the target chip is Refers to the chip receiving the trigger signal TS, taking FIG. 4B as an example, chip C2 is the target chip. It may depend on the communication interface used as to achieve data synchronization according to Fig. 4A or Fig. 4B.

現將說明本案實施例的資料同步細節。 The details of data synchronization in the embodiment of this case will now be described.

在達成資料同步時,如果系統50需要跟電源供應器100達成時間對齊的話,則系統50可送出系統時間與系統日期至電源供應器100。 When achieving data synchronization, if the system 50 needs to achieve time alignment with the power supply 100 , the system 50 can send the system time and system date to the power supply 100 .

此外,在電源供應器100內的不同晶片之間要達成資料同步、時間對齊的話,則可透過通用輸入/輸出接腳(General Purpose Input Output,GPIO)或者時間戳(timestamp)來達成,而時間戳可透過系統50的系統時脈而送至該些晶片。另外,為達成時間同步,可藉由計算通訊協定的傳輸時間,來預估資料傳輸時間。 In addition, if data synchronization and time alignment between different chips in the power supply 100 are to be achieved, it can be achieved through a general purpose input/output pin (General Purpose Input Output, GPIO) or a timestamp (timestamp). Stamps may be sent to the chips via the system clock of system 50 . In addition, in order to achieve time synchronization, the data transmission time can be estimated by calculating the transmission time of the communication protocol.

另外,在本案一實施例中,更可以達成複數個晶片的複數個內部緩衝器的同步,例如但不受限於:藉由指標映對(pointer mapping)來達成同步。 In addition, in an embodiment of the present invention, the synchronization of the multiple internal buffers of the multiple chips can be achieved, for example but not limited to: achieving synchronization through pointer mapping.

第4C圖顯示根據本案一實施例的電源供應器內的複數個晶片的複數個內部緩衝器之同步流程圖。於步驟410中,由系統晶片(如第4A圖與第4B圖之系統晶片SC)送出電源啟動信號或時間戳信號至該些複數個晶片C1~CN之一個或多個晶片。於步驟420中,對該些複數個晶片送出資料同步信號,如第4A圖或第4B圖之方式。於步驟430中,重置該些複數個晶片內的複數個緩衝器指標。透過第4C圖可使該些複數個晶片達成緩衝器同步。 FIG. 4C shows a flowchart of synchronizing internal buffers of multiple chips in a power supply according to an embodiment of the present invention. In step 410, the system chip (such as the system chip SC in FIG. 4A and FIG. 4B ) sends a power enable signal or a time stamp signal to one or more chips of the plurality of chips C1˜CN. In step 420, a data synchronization signal is sent to the plurality of chips, as shown in FIG. 4A or FIG. 4B. In step 430, the buffer pointers in the dies are reset. The plurality of chips can achieve buffer synchronization through FIG. 4C.

第4D圖顯示根據本案一實施例的在複數個晶片之間達成資料同步的流程圖。於步驟440中,當邏輯單元270輸出 邏輯高信號給事件記錄單元280時,例如是故障發生或者是系統觸發,此時出現資料記錄信號。於步驟445中,該些複數個晶片之一第一晶片(例如但不受限於,晶片C1)將本身的第一緩衝器指標送至該些複數個晶片之一第二晶片(例如但不受限於,晶片C2)。於步驟450中,於一第一既定時間(例如是100ns)內,第一晶片持續記錄資料。 FIG. 4D shows a flow chart of achieving data synchronization between a plurality of chips according to an embodiment of the present invention. In step 440, when logic unit 270 outputs When a logic high signal is sent to the event recording unit 280, for example, a fault occurs or a system triggers, a data recording signal appears at this time. In step 445, a first chip of the plurality of chips (such as but not limited to chip C1) sends its first buffer index to a second chip of the plurality of chips (such as but not limited to Constrained by, wafer C2). In step 450, the first chip continuously records data within a first predetermined time (for example, 100 ns).

於步驟460中,第二晶片接收到第一晶片的第一緩衝器指標。於步驟465中,根據所接收到的第一晶片的第一緩衝器指標,第二晶片決定資料記錄時間,以讓第一晶片與第二晶片之間可達成資料同步。第4D圖乃是以第一晶片與第二晶片(如晶片C1與C2)達成資料同步為例做說明,當知其可適用於其他晶片之間達成資料同步。 In step 460, the second chip receives the first buffer pointer of the first chip. In step 465, according to the received first buffer index of the first chip, the second chip determines a data recording time, so that data synchronization between the first chip and the second chip can be achieved. FIG. 4D is an example for illustrating data synchronization between the first chip and the second chip (such as chips C1 and C2), and it should be applicable to data synchronization between other chips.

第5圖顯示根據本案一實施例的事件記錄方法之流程圖。於步驟510中,使用者透過適應性事件選擇單元210來選擇事件組合。於步驟520中,觸發源設定單元220可根據使用者所選擇的事件組合,而設定/調整觸發源組合。於步驟530中,記錄資料設定單元230可根據事件組合而來設定/調整所記錄資料組合。於步驟540中,資料類型設定單元240可根據所選事件組合而設定所記錄資料類型組合。於步驟550中,觸發類型設定單元250可根據所選事件組合而設定/調整(多重)觸發類型組合。於步驟560中,解析度設定單元260可根據所選事件組合而設定/調整解析度組合(如時間解析度及/或資料解析度)。於步驟570中, 邏輯單元270可根據所選事件組合而對觸發源組合進行邏輯組合。於步驟580中,事件記錄單元280可回應於邏輯單元270的輸出(亦即回應於觸發源的邏輯組合結果)而將資料記錄於儲存單元295。於本案其他可能實施例中,步驟520-570亦可合稱為設定步驟,其中,該設定步驟包括步驟520-570之任意組合。 FIG. 5 shows a flowchart of an event recording method according to an embodiment of the present invention. In step 510 , the user selects an event combination through the adaptive event selection unit 210 . In step 520, the trigger source setting unit 220 can set/adjust the trigger source combination according to the event combination selected by the user. In step 530, the recorded data setting unit 230 can set/adjust the recorded data combination according to the event combination. In step 540, the data type setting unit 240 can set the recorded data type combination according to the selected event combination. In step 550, the trigger type setting unit 250 can set/adjust (multiple) trigger type combinations according to the selected event combination. In step 560 , the resolution setting unit 260 can set/adjust a resolution combination (such as time resolution and/or data resolution) according to the selected event combination. In step 570, The logic unit 270 can logically combine the trigger source combinations according to the selected event combinations. In step 580 , the event recording unit 280 may record data in the storage unit 295 in response to the output of the logic unit 270 (ie, in response to the logical combination result of the trigger source). In other possible embodiments of the present application, steps 520-570 may also be collectively referred to as a setting step, wherein the setting step includes any combination of steps 520-570.

在本案其他可能實施例中,步驟520-570的執行順序可不受限於第5圖,亦即:步驟520-570的執行順序可做變化;或者,步驟520-570的執行順序可以是同步執行,此皆在本案精神範圍內。 In other possible embodiments of the present case, the execution order of steps 520-570 may not be limited to that in Figure 5, that is, the execution order of steps 520-570 may be changed; or, the execution order of steps 520-570 may be executed synchronously , which are all within the spirit of this case.

第6圖顯示根據本案一實施例的利用狀態圖。於第6圖中,通道CH1~CH5例如是由第一晶片(例如是晶片C1)所記錄的資料,而通道CH6~CH9例如是由第二晶片(例如是晶片C2)所記錄的資料,透過上述實施例可使得該些晶片達成資料同步,故而,可使得通道CH1~CH9的時間對齊。事件記錄器110所記錄的資料/內容可透過通訊介面70而傳送至診斷工具610與系統50。診斷工具610是一個獨立裝置,用來模擬系統50的的通訊協議。也就是說透過系統50或是診斷工具610,可以讀取電源供應器100的事件記錄器110,以更加方便分析人員了解故障或是出現不正常的原因。故而,利用本發明實施例之事件記錄器110可用以幫助對於電源供應器、電子元件等之故障偵測,了解故障發生的原因。 FIG. 6 shows a utilization state diagram according to an embodiment of the present invention. In Fig. 6, the channels CH1~CH5 are, for example, the data recorded by the first chip (for example, the chip C1), and the channels CH6~CH9 are, for example, the data recorded by the second chip (for example, the chip C2). The above-mentioned embodiment can make these chips achieve data synchronization, so the time of the channels CH1˜CH9 can be aligned. The data/content recorded by the event recorder 110 can be transmitted to the diagnostic tool 610 and the system 50 through the communication interface 70 . The diagnostic tool 610 is a stand-alone device used to simulate the communication protocol of the system 50 . That is to say, through the system 50 or the diagnostic tool 610 , the event recorder 110 of the power supply 100 can be read, so that it is more convenient for analysts to understand the cause of failure or abnormality. Therefore, the event recorder 110 of the embodiment of the present invention can be used to help in fault detection of power supplies, electronic components, etc., and understand the cause of the fault.

在本案一實施例中,使用者(如系統50的使用者/操 作者等)可透過通訊介面70而編輯適應性事件選擇單元210,以新增或修改事件組合。 In an embodiment of the present case, the user (such as the user/operator of the system 50 Authors, etc.) can edit the adaptive event selection unit 210 through the communication interface 70 to add or modify event combinations.

在本案一實施例中,設定項目(觸發源組合、所記錄資料組合、所記錄資料類型組合、觸發類型組合、解析度組合、邏輯組合等)可儲存在儲存單元295內。 In an embodiment of the present case, setting items (trigger source combination, recorded data combination, recorded data type combination, trigger type combination, resolution combination, logical combination, etc.) can be stored in the storage unit 295 .

綜上,本案實施例的事件記錄器可改善電源供應器與系統產品的可追蹤性(traceability)、可維護性(sustainability)、可靠度(reliability)等。 To sum up, the event recorder of the embodiment of this case can improve the traceability, maintainability, reliability, etc. of the power supply and system products.

在本案一實施例中,當電源供應器意外關機或當機,透過事件記錄器,可以更加了解故障發生原因。 In an embodiment of the present case, when the power supply is shut down unexpectedly, the cause of the failure can be further understood through the event recorder.

在本案一實施例中,由於不同晶片可達成資料同步,更增加電源供應器的性能。 In an embodiment of the present case, because different chips can achieve data synchronization, the performance of the power supply is further increased.

在本案一實施例中,由於可以調整/設定觸發源,故而,對於不同系統應用面是極有幫助的。 In one embodiment of the present case, since the trigger source can be adjusted/set, it is extremely helpful for different system applications.

在本案一實施例中,由於能調整/設定所記錄的資料,也能調整/設定解析度,更有助於了解不同故障條件。 In the first embodiment of the present case, since the recorded data and the resolution can be adjusted/set, it is more helpful to understand different fault conditions.

綜上所述,雖然本發明已以實施例揭露如上,然其並非用以限定本發明。本發明所屬技術領域中具有通常知識者,在不脫離本發明之精神和範圍內,當可作各種之更動與潤飾。因此,本發明之保護範圍當視後附之申請專利範圍所界定者為準。 To sum up, although the present invention has been disclosed by the above embodiments, it is not intended to limit the present invention. Those skilled in the art of the present invention can make various changes and modifications without departing from the spirit and scope of the present invention. Therefore, the scope of protection of the present invention should be defined by the scope of the appended patent application.

510-580:步驟 510-580: Steps

Claims (13)

一種應用於一電源供應器之事件記錄器,該事件記錄器包括:一適應性事件選擇單元,選擇一事件組合;一設定單元,根據所選擇的該事件組合,執行一設定,該設定單元設定一觸發源組合與一所記錄資料組合,且該設定單元執行後續之任意組合:設定一所記錄資料類型組合、設定一觸發類型組合、設定一解析度組合、設定一邏輯組合;以及一事件記錄單元,回應於該觸發源組合之一邏輯組合結果,將該所記錄資料組合儲存於一儲存單元內。 An event recorder applied to a power supply, the event recorder comprising: an adaptive event selection unit for selecting an event combination; a setting unit for performing a setting according to the selected event combination, the setting unit sets A combination of a trigger source and a combination of recorded data, and the setting unit executes any subsequent combination: setting a combination of recorded data type, setting a combination of trigger type, setting a combination of resolution, setting a combination of logic; and an event record The unit stores the recorded data combination in a storage unit in response to a logic combination result of the trigger source combination. 如請求項1所述之事件記錄器,更包括:一資料同步單元,該事件記錄單元的該所記錄資料組合經由該資料同步單元進行同步後,記錄於該儲存單元內。 The event recorder as described in Claim 1 further includes: a data synchronization unit, the recorded data combination of the event recording unit is synchronized by the data synchronization unit and then recorded in the storage unit. 如請求項2所述之事件記錄器,其中,該適應性事件選擇單元、該設定單元、該事件記錄單元與該資料同步單元是藉由使用一晶片、晶片內的一電路區塊、一韌體電路、含有數個電子元件及導線的一電路板、儲存複數組程式碼的一儲存媒體、一對應軟體或一程式所實現。 The event recorder as described in claim 2, wherein, the adaptive event selection unit, the setting unit, the event recording unit and the data synchronization unit are implemented by using a chip, a circuit block in the chip, a firmware It is realized by a body circuit, a circuit board containing several electronic components and wires, a storage medium storing multiple sets of program codes, a corresponding software or a program. 如請求項1所述之事件記錄器,其中,該設定單元包括後續之任意組合:一觸發源設定單元、一記錄資料設定單元、一資料類型設定單元、一觸發類型設定單元、一解析度設定單元與一邏輯單元。 The event recorder as described in claim item 1, wherein the setting unit includes any subsequent combination: a trigger source setting unit, a recording data setting unit, a data type setting unit, a trigger type setting unit, and a resolution setting unit and a logical unit. 如請求項2所述之事件記錄器,其中,當該資料同步單元於複數個晶片的複數個內部緩衝器進行同步時:由一系統晶片送出一電源啟動信號或一時間戳信號至該些複數個晶片之一個或多個晶片;對該些複數個晶片送出一資料同步信號;以及重置該些複數個晶片內的複數個緩衝器指標。 The event recorder as described in claim 2, wherein, when the data synchronization unit synchronizes a plurality of internal buffers of a plurality of chips: a system chip sends a power start signal or a time stamp signal to the plurality of chips one or more of the chips; sending a data synchronization signal to the plurality of chips; and resetting a plurality of buffer pointers in the plurality of chips. 如請求項2所述之事件記錄器,其中,當該資料同步單元進行資料同步時:出現一資料記錄信號;複數個晶片之一第一晶片將一第一緩衝器指標送至該些複數個晶片之一第二晶片;於一第一既定時間,該第一晶片持續記錄資料;該第二晶片接收到該第一晶片的該第一緩衝器指標;以及根據所接收到的該第一緩衝器指標,該第二晶片決定一資料記錄時間,以讓該第二晶片與該第一晶片之間達成資料同步。 The event recorder as described in claim 2, wherein, when the data synchronization unit performs data synchronization: a data recording signal appears; a first chip of a plurality of chips sends a first buffer pointer to the plurality of chips a second chip of a chip; at a first predetermined time, the first chip continues to record data; the second chip receives the first buffer index of the first chip; and according to the received first buffer device indicator, the second chip determines a data recording time, so as to achieve data synchronization between the second chip and the first chip. 如請求項1所述之事件記錄器,更包括:一通訊介面,耦接至該事件記錄器以對該適應性事件選擇單元進行編輯,新增或修改該事件組合。 The event recorder as described in Claim 1 further includes: a communication interface coupled to the event recorder for editing the adaptive event selection unit, adding or modifying the event combination. 如請求項1所述之事件記錄器,其中,該觸發源組合、該所記錄資料組合、該所記錄資料類型組合、該觸發類型組合、該解析度組合與該邏輯組合儲存在該儲存單元內。 The event recorder according to claim 1, wherein the trigger source combination, the recorded data combination, the recorded data type combination, the trigger type combination, the resolution combination and the logical combination are stored in the storage unit . 一種應用於一電源供應器之事件記錄方法,該事件記錄方法包括: 選擇一事件組合;根據所選擇的該事件組合,執行一設定以設定一觸發源組合與一所記錄資料組合,該設定更包括後續之任意組合:設定一所記錄資料類型組合、設定一觸發類型組合、設定一解析度組合、設定一邏輯組合;以及回應於該觸發源組合之一邏輯組合結果,將該所記錄資料組合儲存於一儲存單元內。 An event recording method applied to a power supply, the event recording method comprising: Select an event combination; according to the selected event combination, perform a setting to set a trigger source combination and a recorded data combination, and the setting includes any subsequent combination: set a recorded data type combination, set a trigger type Combining, setting a resolution combination, setting a logical combination; and storing the recorded data combination in a storage unit in response to a logical combination result of the trigger source combination. 如請求項9所述之事件記錄方法,更包括:對該所記錄資料組合進行資料同步後而記錄於該儲存單元內。 The event recording method as described in Claim 9 further includes: recording in the storage unit after performing data synchronization on the recorded data combination. 如請求項10所述之事件記錄方法,其中,當進行資料同步於複數個晶片的複數個內部緩衝器時,由一系統晶片送出一電源啟動信號或一時間戳信號至該些複數個晶片之一個或多個晶片;對該些複數個晶片送出一資料同步信號;以及重置該些複數個晶片內的複數個緩衝器指標。 The event recording method as described in Claim 10, wherein, when performing data synchronization on a plurality of internal buffers of a plurality of chips, a system chip sends a power-on signal or a time stamp signal to the plurality of chips one or more chips; sending a data synchronization signal to the plurality of chips; and resetting a plurality of buffer pointers in the plurality of chips. 如請求項10所述之事件記錄方法,其中,當進行資料同步時,出現一資料記錄信號;複數個晶片之一第一晶片將一第一緩衝器指標送至該些複數個晶片之一第二晶片;於一第一既定時間,該第一晶片持續記錄資料;該第二晶片接收到該第一晶片的該第一緩衝器指標;以及 根據所接收到的該第一緩衝器指標,該第二晶片決定一資料記錄時間,以讓該第二晶片與該第一晶片之間達成資料同步。 The event recording method as described in claim 10, wherein, when data synchronization is performed, a data recording signal appears; a first chip of a plurality of chips sends a first buffer pointer to a first chip of the plurality of chips Two chips; at a first predetermined time, the first chip continues to record data; the second chip receives the first buffer index of the first chip; and According to the received first buffer index, the second chip determines a data recording time, so as to achieve data synchronization between the second chip and the first chip. 如請求項9所述之事件記錄方法,更包括:透過一通訊介面來新增或修改該事件組合。 The event recording method described in Claim 9 further includes: adding or modifying the event combination through a communication interface.
TW110125612A 2021-07-13 2021-07-13 Event recorder and method thereof TWI809448B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW110125612A TWI809448B (en) 2021-07-13 2021-07-13 Event recorder and method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW110125612A TWI809448B (en) 2021-07-13 2021-07-13 Event recorder and method thereof

Publications (2)

Publication Number Publication Date
TW202303506A TW202303506A (en) 2023-01-16
TWI809448B true TWI809448B (en) 2023-07-21

Family

ID=86657945

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110125612A TWI809448B (en) 2021-07-13 2021-07-13 Event recorder and method thereof

Country Status (1)

Country Link
TW (1) TWI809448B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6775640B1 (en) * 2000-04-28 2004-08-10 Hewlett-Packard Development Company, L.P. Performance adder for tracking occurrence of events within a circuit
CN1705281A (en) * 2004-06-01 2005-12-07 阿尔卡特公司 Communication network event logging systems and methods
CN101155172A (en) * 2006-09-27 2008-04-02 国际商业机器公司 Device and method for checking and recording performance event in data processing system
TWI689811B (en) * 2018-08-01 2020-04-01 英業達股份有限公司 Method of periodical record for event

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6775640B1 (en) * 2000-04-28 2004-08-10 Hewlett-Packard Development Company, L.P. Performance adder for tracking occurrence of events within a circuit
CN1705281A (en) * 2004-06-01 2005-12-07 阿尔卡特公司 Communication network event logging systems and methods
CN101155172A (en) * 2006-09-27 2008-04-02 国际商业机器公司 Device and method for checking and recording performance event in data processing system
TWI689811B (en) * 2018-08-01 2020-04-01 英業達股份有限公司 Method of periodical record for event

Also Published As

Publication number Publication date
TW202303506A (en) 2023-01-16

Similar Documents

Publication Publication Date Title
US11671395B2 (en) Apparatus, system, and method of elastically processing message information from multiple sources
US9317048B2 (en) Circuit control system and method for dynamically adjusting voltage and frequency
US7657764B2 (en) Method and apparatus for on-demand power management
US8020015B2 (en) Method and apparatus for on-demand power management
US6941482B2 (en) Systems and methods for synchronizing time stamps
US20100281309A1 (en) Power Management Events Profiling
KR20070001895A (en) Apparatus and method for time ordering events in a system having multiple time domains
CN111210864A (en) DDR chip testing method, device, equipment and computer readable storage medium
US7788515B2 (en) Power control and status circuitry for communicating power on reset control and status via a single electrode
CN101529404B (en) A method for time-stamping messages
TWI809448B (en) Event recorder and method thereof
CN110955179B (en) Dual-channel shared clock trigger delay adjusting device based on PCI bus
KR101957660B1 (en) Multi-channel oscilloscopes with trigger setup mode for each channel and control method thereof
US12061563B2 (en) Event recorder and method thereof
WO2023134315A1 (en) Current value obtaining method and device, and non-volatile readable storage medium
CN101877586A (en) Computer clock circuit
US8938649B2 (en) Debug trace stream timestamping using upstream correlation
US20240168861A1 (en) Semiconductor chip, debug system, and synchronization method
CN113742157B (en) Monitoring method for server motherboard
Li-Baboud et al. Semiconductor manufacturing equipment data acquisition simulation for timing performance analysis
CN114461562A (en) Control method for switching OCP network card and related components
CN116148565A (en) High-reliability low-cost single-particle testing system for low-voltage high-current device
CN112463477A (en) Server interface signal measuring method and device and electronic equipment
CN118585493A (en) Script file management method and device
CN111611768A (en) Method and apparatus for monitoring a clock signal