TWI789020B - Control system and control method of storage device - Google Patents

Control system and control method of storage device Download PDF

Info

Publication number
TWI789020B
TWI789020B TW110135219A TW110135219A TWI789020B TW I789020 B TWI789020 B TW I789020B TW 110135219 A TW110135219 A TW 110135219A TW 110135219 A TW110135219 A TW 110135219A TW I789020 B TWI789020 B TW I789020B
Authority
TW
Taiwan
Prior art keywords
control
driver
interface
storage device
command
Prior art date
Application number
TW110135219A
Other languages
Chinese (zh)
Other versions
TW202314524A (en
Inventor
蔡孟宏
Original Assignee
宇瞻科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 宇瞻科技股份有限公司 filed Critical 宇瞻科技股份有限公司
Priority to TW110135219A priority Critical patent/TWI789020B/en
Application granted granted Critical
Publication of TWI789020B publication Critical patent/TWI789020B/en
Publication of TW202314524A publication Critical patent/TW202314524A/en

Links

Images

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Retry When Errors Occur (AREA)
  • Selective Calling Equipment (AREA)

Abstract

A control system includes a control platform and a storage device. The control platform includes a processing unit for sending an instruction. The storage device includes an interface, a control unit and a storage unit. The interface is used to receive the instruction from the control platform. The control unit is coupled to the interface for sending a control command when triggered by the instruction. The storage unit is coupled to the control unit for receiving the control command and perform an access operation accordingly. The access operation includes a data backup operation and/or a data recovery operation. The interface includes a system management bus (SMBus) and/or an inter-integrated circuit bus (I2C Bus).

Description

儲存裝置之控制系統及控制方法 Control system and control method of storage device

本發明關於一種儲存裝置之控制系統及控制方法,尤指透過系統管理匯流排及積體電路匯流排之至少一者收發指令以進行存取操作之控制系統及控制方法。 The present invention relates to a control system and control method of a storage device, in particular to a control system and a control method for sending and receiving instructions through at least one of a system management bus and an integrated circuit bus to perform access operations.

隨著智慧物聯網等應用之興起,對於儲存裝置之管理和維護的需求也隨之增加。現行的儲存裝置之資料傳輸,常可使用頻外(Out Of Band,OOB)方式傳輸指令及執行相關控制。頻外方式可於作業系統(Operating System,OS)的程式執行快取之後,透過額外的硬體,以進行遠端管理功能。在常見的架構中,可於儲存裝置上外接頻外模組。當作業系統發生崩潰(crash)而無法運作時,可透過頻外模組發送訊號至儲存裝置,待儲存裝置收到訊號,可於下一次開機時進行還原操作,以恢復作業系統之運作能力。此架構雖可堪用,但使用外接的頻外模組,將提高相關成本。因此,本領域尚缺適宜的解決方案,以改善相關的系統架構及操作流程。 With the rise of applications such as the smart Internet of Things, the demand for management and maintenance of storage devices also increases. The current data transmission of the storage device can often use the out-of-band (OOB) method to transmit instructions and execute related controls. In the out-of-band mode, the remote management function can be performed through additional hardware after the operating system (Operating System, OS) program executes the cache. In a common architecture, an external out-of-band module can be connected to the storage device. When the operating system crashes and cannot operate, it can send a signal to the storage device through the out-of-band module. After the storage device receives the signal, it can restore the operating system at the next boot to restore the operating system. Although this architecture can be used, the use of external out-of-band modules will increase related costs. Therefore, there is still a lack of suitable solutions in this field to improve related system architectures and operating procedures.

實施例提供一種儲存裝置之控制系統,包含一控制平台及一儲存裝 置。該控制平台包含一處理單元,用以發送一第一指令。該儲存裝置包含一第一介面、一控制單元及一儲存單元。該第一介面用以從該控制平台接收該第一指令。該控制單元耦接於該第一介面,且用以於該第一指令觸發時發送一第一控制指令。該儲存單元耦接於該控制單元,且用以接收該第一控制指令以據以執行一第一存取操作。該第一存取操作係包含一資料備份操作及一資料還原操作之至少一者。該第一介面係包含一系統管理匯流排(System Management Bus,SMBus)及一積體電路匯流排(Inter-Integrated Circuit Bus,I2C Bus)之至少一者。 The embodiment provides a storage device control system, including a control platform and a storage device. The control platform includes a processing unit for sending a first instruction. The storage device includes a first interface, a control unit and a storage unit. The first interface is used for receiving the first command from the control platform. The control unit is coupled to the first interface and configured to send a first control command when the first command is triggered. The storage unit is coupled to the control unit, and is used for receiving the first control command to execute a first access operation accordingly. The first access operation includes at least one of a data backup operation and a data restoration operation. The first interface includes at least one of a system management bus (System Management Bus, SMBus) and an integrated circuit bus (Inter-Integrated Circuit Bus, I 2 C Bus).

實施例提供一種儲存裝置之控制方法,包含一儲存裝置透過該儲存裝置之一第一介面從一控制平台之一處理單元之一驅動器接收一第一指令;該儲存裝置之一控制單元被該第一指令觸發以發送一第一控制指令;及該儲存裝置之一儲存單元接收該第一控制指令以據以執行一第一存取操作。該第一存取操作係包含一資料備份操作及一資料還原操作之至少一者。該第一介面包含一系統管理匯流排(SMBus)介面及積體電路匯流排(I2C Bus)介面之至少一者。 The embodiment provides a method for controlling a storage device, comprising a storage device receiving a first instruction from a driver of a processing unit of a control platform through a first interface of the storage device; a control unit of the storage device being controlled by the first A command is triggered to send a first control command; and a storage unit of the storage device receives the first control command to execute a first access operation accordingly. The first access operation includes at least one of a data backup operation and a data restoration operation. The first interface includes at least one of a system management bus (SMBus) interface and an integrated circuit bus (I 2 C Bus) interface.

100:控制系統 100: Control system

110:控制平台 110: Control platform

1105:處理單元 1105: processing unit

1110:處理器 1110: Processor

120:儲存裝置 120: storage device

1205:控制單元 1205: control unit

1210:儲存單元 1210: storage unit

200,300,400:控制方法 200,300,400: control methods

210,220,230,310,320,330,410,420,430:步驟 210,220,230,310,320,330,410,420,430: steps

D1:第一驅動器 D1: first drive

D2:第二驅動器 D2: second driver

PT1,PT2,PT3:路徑 PT1, PT2, PT3: path

S1:第一指令 S1: the first instruction

S2:第二指令 S2: Second command

S3:第三指令 S3: The third instruction

Sc1:第一控制指令 Sc1: the first control command

Sc2:第二控制指令 Sc2: Second control command

Sc3:第三控制指令 Sc3: The third control command

I1:第一介面 I1: The first interface

I2:第二介面 I2: Second Interface

第1圖為實施例中,控制系統的示意圖。 Fig. 1 is a schematic diagram of the control system in the embodiment.

第2圖為實施例中,第1圖之控制系統的控制方法的流程圖。 Fig. 2 is a flow chart of the control method of the control system in Fig. 1 in the embodiment.

第3圖為另一實施例中,第1圖之控制系統的控制方法的流程圖。 Fig. 3 is a flow chart of the control method of the control system in Fig. 1 in another embodiment.

第4圖為另一實施例中,第1圖之控制系統的控制方法的流程圖。 Fig. 4 is a flow chart of the control method of the control system in Fig. 1 in another embodiment.

為了改善相關的系統架構及操作流程,以處理上述的問題,本發明之實施例可提供控制系統及相關的控制方法,如下所述。 In order to improve the related system architecture and operation process to deal with the above-mentioned problems, the embodiments of the present invention can provide a control system and a related control method, as described below.

第1圖為實施例中,控制系統100的示意圖。控制系統100可包含控制平台110及儲存裝置120。控制平台110可包含處理單元1105,用以發送第一指令S1。儲存裝置120可包含第一介面I1、控制單元1205及儲存單元1210。第一介面I1可用以從控制平台110接收第一指令S1。如第1圖所示,第一介面I1及控制平台110之間,可透過路徑PT1相互存取訊號及資料。控制單元1205可耦接於第一介面I1,用以於被第一指令S1觸發時發送第一控制指令Sc1。儲存單元1210可耦接於控制單元1205,用以接收第一控制指令Sc1以據以執行第一存取操作,其中第一存取操作可包含資料備份(backup)操作及資料還原(recovery)操作之至少一者。 FIG. 1 is a schematic diagram of a control system 100 in an embodiment. The control system 100 may include a control platform 110 and a storage device 120 . The control platform 110 may include a processing unit 1105 for sending the first instruction S1. The storage device 120 may include a first interface I1 , a control unit 1205 and a storage unit 1210 . The first interface I1 can be used to receive the first instruction S1 from the control platform 110 . As shown in FIG. 1, the first interface I1 and the control platform 110 can mutually access signals and data through the path PT1. The control unit 1205 can be coupled to the first interface I1 for sending the first control command Sc1 when triggered by the first command S1. The storage unit 1210 can be coupled to the control unit 1205 for receiving a first control command Sc1 to execute a first access operation, wherein the first access operation can include a data backup (backup) operation and a data recovery (recovery) operation at least one of them.

根據實施例,儲存裝置120可為支援非揮發性記憶體快傳(Non-Volatile Memory Express,NVMe)之固態硬碟(Solid State Drive,SSD)。根據實施例,第一介面I1可包含系統管理匯流排(System Management Bus,SMBus)及積體電路匯流排(Inter-Integrated Circuit Bus,I2C Bus)之至少一者。 According to an embodiment, the storage device 120 may be a Solid State Drive (SSD) supporting Non-Volatile Memory Express (NVMe). According to an embodiment, the first interface I1 may include at least one of a System Management Bus (SMBus) and an Inter-Integrated Circuit Bus (I 2 C Bus).

根據實施例,儲存裝置120之第一介面I1可從控制平台110之處理單元1105之第一驅動器D1接收第一指令S1,其中第一驅動器D1可包含非揮發性記憶體快傳管理介面驅動器(Non-Volatile Memory Express Management Interface Driver,NVMe-MI Driver)。 According to an embodiment, the first interface I1 of the storage device 120 may receive the first instruction S1 from the first driver D1 of the processing unit 1105 of the control platform 110, wherein the first driver D1 may include a non-volatile memory fast transfer management interface driver ( Non-Volatile Memory Express Management Interface Driver, NVMe-MI Driver).

根據實施例,控制平台110之處理單元1105可另用以發送第二指令 S2。如第1圖所示,儲存裝置120可另包含第二介面I2,用以從控制平台110之處理單元1105之第一驅動器D1接收第二指令S2。儲存裝置120之控制單元1205可另耦接於第二介面I2,用以於被第二指令S2觸發時發送第二控制指令Sc2,且儲存裝置120之儲存單元1210可另用以接收第二控制指令Sc2以據以執行第二存取操作,其中第二存取操作可包含資料備份操作及資料還原操作之至少一者。第二介面I2可包含外圍組件互連快傳(Peripheral Component Interconnect Express,PCIe)介面。如第1圖所示,第二介面I2及第一驅動器D1之間,可透過路徑PT2相互存取訊號及資料。舉例而言,當第一介面I1因忙碌或故障而暫時無法使用時,可透過路徑PT2進行訊號存取及相關控制。根據實施例,透過路徑PT2存取的訊息可為供應商自定義訊息(vendor defined messages,VDMs),以提高使用上的彈性。 According to an embodiment, the processing unit 1105 of the control platform 110 may additionally be used to send the second instruction S2. As shown in FIG. 1 , the storage device 120 may further include a second interface I2 for receiving the second command S2 from the first driver D1 of the processing unit 1105 of the control platform 110 . The control unit 1205 of the storage device 120 can be further coupled to the second interface I2 for sending the second control command Sc2 when triggered by the second command S2, and the storage unit 1210 of the storage device 120 can also be used for receiving the second control command The command Sc2 is used to execute a second access operation, wherein the second access operation may include at least one of a data backup operation and a data restore operation. The second interface I2 may include a Peripheral Component Interconnect Express (PCIe) interface. As shown in FIG. 1 , the second interface I2 and the first driver D1 can mutually access signals and data through the path PT2 . For example, when the first interface I1 is temporarily unavailable due to busyness or failure, signal access and related control can be performed through the path PT2. According to an embodiment, the messages accessed through the path PT2 may be vendor defined messages (VDMs), so as to improve flexibility in use.

根據實施例,控制平台110可包含處理器1110,用以發送第三指令S3。處理器1110之第二驅動器D2可發送第三指令S3至儲存裝置120之第二介面I2。儲存裝置120之控制單元1205用以於被第三指令S3觸發時發送第三控制指令Sc3。儲存裝置120之儲存單元1210可另用以接收第三控制指令Sc3以據以執行第三存取操作,其中第三存取操作可包含資料備份操作及資料還原操作之至少一者。如第1圖所示,第二介面I2及第二驅動器D2之間,可透過路徑PT3相互存取訊號及資料。根據實施例,處理器1110可包含中央處理器、微處理器、微控制器、數位訊號處理器或圖形處理器等,且處理器1110之第二驅動器D2可包含非揮發性記憶體快傳驅動器(Non-Volatile Memory Express Driver,NVMe Driver)。 According to an embodiment, the control platform 110 may include a processor 1110 for sending the third instruction S3. The second driver D2 of the processor 1110 can send the third command S3 to the second interface I2 of the storage device 120 . The control unit 1205 of the storage device 120 is configured to send a third control command Sc3 when triggered by the third command S3. The storage unit 1210 of the storage device 120 can further receive a third control command Sc3 to execute a third access operation, wherein the third access operation can include at least one of a data backup operation and a data restoration operation. As shown in FIG. 1, the second interface I2 and the second driver D2 can mutually access signals and data through the path PT3. According to an embodiment, the processor 1110 may include a central processing unit, a microprocessor, a microcontroller, a digital signal processor, or a graphics processor, etc., and the second driver D2 of the processor 1110 may include a non-volatile memory fast transfer driver (Non-Volatile Memory Express Driver, NVMe Driver).

根據實施例,上述的第一存取操作、第二存取操作及第三存取操作之每一者,可更包含資料防寫操作、資料防讀操作、自我監控操作、分析報告 操作、韌體更新操作之至少一者。 According to an embodiment, each of the above-mentioned first access operation, second access operation, and third access operation may further include data write protection operation, data read protection operation, self-monitoring operation, and analysis report At least one of operation and firmware update operation.

根據實施例,處理單元1105可包含微處理器(Microprocessor,MPU)或基板管理控制器(Baseboard Management Controller,BMC)。處理單元1105可用以監測儲存裝置120之轉速、溫度或電力狀態。根據實施例,控制平台110可設置於電腦主機、伺服器、個人電腦等各式電腦中。儲存裝置120之第一介面I1及第二介面I2可透過儲存裝置120之電鍍連接部件(常稱為金手指連接器)以電性連接於控制平台110。 According to an embodiment, the processing unit 1105 may include a microprocessor (Microprocessor, MPU) or a baseboard management controller (Baseboard Management Controller, BMC). The processing unit 1105 can be used to monitor the rotation speed, temperature or power status of the storage device 120 . According to an embodiment, the control platform 110 can be installed in various computers such as a host computer, a server, and a personal computer. The first interface I1 and the second interface I2 of the storage device 120 can be electrically connected to the control platform 110 through the electroplating connection parts (often referred to as golden finger connectors) of the storage device 120 .

第2圖為實施例中,第1圖之控制系統100的控制方法200的流程圖。第2圖之控制方法200可為透過第1圖之路徑PT1進行控制之流程圖。如第1圖及第2圖所示,控制方法200可包含以下步驟:步驟210:儲存裝置120可透過儲存裝置120之第一介面I1從控制平台110之處理單元1105之第一驅動器D1接收第一指令S1;步驟220:儲存裝置120之控制單元1205可於被第一指令S1觸發時發送第一控制指令Sc1;及步驟230:儲存裝置120之儲存單元1210可接收第一控制指令Sc1以據以執行第一存取操作,其中第一存取操作包含資料備份操作及資料還原操作之至少一者。 FIG. 2 is a flowchart of a control method 200 of the control system 100 in FIG. 1 in an embodiment. The control method 200 in FIG. 2 can be a flow chart of controlling through the path PT1 in FIG. 1 . As shown in FIG. 1 and FIG. 2, the control method 200 may include the following steps: Step 210: The storage device 120 may receive the first driver D1 of the processing unit 1105 of the control platform 110 through the first interface I1 of the storage device 120. A command S1; step 220: the control unit 1205 of the storage device 120 can send the first control command Sc1 when triggered by the first command S1; and step 230: the storage unit 1210 of the storage device 120 can receive the first control command Sc1 according to to perform a first access operation, wherein the first access operation includes at least one of a data backup operation and a data restore operation.

第3圖為另一實施例中,第1圖之控制系統100的控制方法300的流程圖。第3圖之控制方法300可為透過第1圖之路徑PT2進行控制之流程圖。如第1圖及第3圖所示,控制方法300可包含以下步驟:步驟310:儲存裝置120可透過儲存裝置120之第二介面I2從控制平台 110之處理單元1105之第一驅動器D1接收第二指令S2;步驟320:儲存裝置120之控制單元1205可於被第二指令S2觸發時發送第二控制指令Sc2;及步驟330:儲存裝置120之儲存單元1210可接收第二控制指令Sc2以據以執行第二存取操作,其中第二存取操作可包含資料備份操作及資料還原操作之至少一者。 FIG. 3 is a flowchart of a control method 300 of the control system 100 in FIG. 1 in another embodiment. The control method 300 in FIG. 3 can be a flow chart of controlling through the path PT2 in FIG. 1 . As shown in FIG. 1 and FIG. 3, the control method 300 may include the following steps: Step 310: the storage device 120 may control the platform through the second interface I2 of the storage device 120 The first driver D1 of the processing unit 1105 of 110 receives the second command S2; Step 320: the control unit 1205 of the storage device 120 can send the second control command Sc2 when triggered by the second command S2; and Step 330: the storage device 120 The storage unit 1210 may receive the second control command Sc2 to execute a second access operation accordingly, wherein the second access operation may include at least one of a data backup operation and a data restoration operation.

第4圖為另一實施例中,第1圖之控制系統100的控制方法400的流程圖。第4圖之控制方法400可為透過第1圖之路徑PT3進行控制之流程圖。如第1圖及第4圖所示,控制方法400可包含以下步驟:步驟410:儲存裝置120可透過儲存裝置120之第二介面I2從控制平台110之處理器1110之第二驅動器D2接收第三指令S3;步驟420:儲存裝置120之控制單元1205可於被第三指令S3觸發時發送第三控制指令Sc3;及步驟430:儲存裝置120之儲存單元1210可接收第三控制指令Sc3以據以執行第三存取操作,其中第三存取操作可包含資料備份操作及資料還原操作之至少一者。 FIG. 4 is a flowchart of a control method 400 of the control system 100 in FIG. 1 in another embodiment. The control method 400 in FIG. 4 can be a flow chart of controlling through the path PT3 in FIG. 1 . As shown in FIG. 1 and FIG. 4, the control method 400 may include the following steps: Step 410: The storage device 120 may receive the second driver D2 of the processor 1110 of the control platform 110 through the second interface I2 of the storage device 120 Step 420: the control unit 1205 of the storage device 120 can send the third control command Sc3 when triggered by the third command S3; and step 430: the storage unit 1210 of the storage device 120 can receive the third control command Sc3 according to to perform a third access operation, wherein the third access operation may include at least one of a data backup operation and a data restore operation.

總上,藉由使用第1圖至第4圖之控制系統100及控制方法200至400,控制系統100可藉由處理器1110對於儲存裝置120進行監測、分析及資料相關之控制。當控制系統100的作業系統(OS)發生崩潰時,仍可透過第一驅動器D1(例如NVMe-MI驅動器),以透過儲存裝置120之系統管理匯流排(SMBus)、積體電路匯流排(I2C Bus)及/或外圍組件互連快傳(PCIe)介面,以發送還原指令至儲存裝置120,從而將系統還原,及進行其他的監測及控制操作。藉由使用 第1圖至第4圖之控制系統100及控制方法200至400,可使用儲存裝置120自帶的頻外(OOB)管理指令,以執行控制平台110及儲存裝置120之間的控制,故可省去外接的頻外模組,從而降低相關的成本,實施例也提供了完整的控制流程。控制系統100及控制方法200至400可支援電腦主機、伺服器、個人電腦等各場景之應用,故對於處理本領域的難題,實有助益。 In summary, by using the control system 100 and the control methods 200 to 400 in FIGS. 1 to 4 , the control system 100 can monitor, analyze and control data related to the storage device 120 through the processor 1110 . When the operating system (OS) of the control system 100 crashes, the first driver D1 (such as an NVMe-MI driver) can still pass through the system management bus (SMBus) of the storage device 120, the integrated circuit bus (I 2 C Bus) and/or a peripheral component interconnect express (PCIe) interface to send restore commands to the storage device 120 to restore the system and perform other monitoring and control operations. By using the control system 100 and the control methods 200 to 400 in FIGS. 1 to 4 , the out-of-band (OOB) management commands that come with the storage device 120 can be used to perform control between the control platform 110 and the storage device 120 , so an external out-of-frequency module can be omitted, thereby reducing related costs, and the embodiment also provides a complete control process. The control system 100 and the control methods 200 to 400 can support applications in various scenarios such as computer hosts, servers, and personal computers, so they are really helpful for solving difficult problems in this field.

以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。 The above descriptions are only preferred embodiments of the present invention, and all equivalent changes and modifications made according to the scope of the patent application of the present invention shall fall within the scope of the present invention.

100:控制系統 100: Control system

110:控制平台 110: Control platform

1105:處理單元 1105: processing unit

1110:處理器 1110: Processor

120:儲存裝置 120: storage device

1205:控制單元 1205: control unit

1210:儲存單元 1210: storage unit

D1:第一驅動器 D1: first drive

D2:第二驅動器 D2: second drive

PT1,PT2,PT3:路徑 PT1, PT2, PT3: path

S1:第一指令 S1: the first instruction

S2:第二指令 S2: Second instruction

S3:第三指令 S3: The third instruction

Sc1:第一控制指令 Sc1: the first control command

Sc2:第二控制指令 Sc2: Second control instruction

Sc3:第三控制指令 Sc3: The third control command

I1:第一介面 I1: The first interface

I2:第二介面 I2: Second Interface

Claims (8)

一種儲存裝置之控制系統,包含:一控制平台,包含:一處理單元,包含一第一驅動器,用以發送一第一指令及一第二指令;及一處理器,包含一第二驅動器,用以發送一第三指令;及一儲存裝置,包含:一第一介面,用以從該控制平台之該處理單元之該第一驅動器接收該第一指令;一第二介面,用以從該控制平台之該處理單元之該第一驅動器接收該第二指令、及用以從該控制平台之該處理器之該第二驅動器接收該第三指令;一控制單元,耦接於該第一介面及該第二介面,用以於被該第一指令觸發時發送一第一控制指令、被該第二指令觸發時發送一第二控制指令、及被該第三指令觸發時發送一第三控制指令;及一儲存單元,耦接於該控制單元,用以接收該第一控制指令以據以執行一第一存取操作、接收該第二控制指令以據以執行一第二存取操作、及接收該第三控制指令以據以執行一第三存取操作,其中該第一存取操作、該第二存取操作及該第三存取操作之每一者係包含一資料備份操作及一資料還原操作之至少一者;其中該第一介面係包含一系統管理匯流排(System Management Bus,SMBus)及一積體電路匯流排(Inter-Integrated Circuit Bus,I2C Bus)之至少一者,且第二介面包含一外圍組件互連快傳(Peripheral Component Interconnect Express,PCIe)介面。 A storage device control system, comprising: a control platform, including: a processing unit, including a first driver, used to send a first instruction and a second instruction; and a processor, including a second driver, for to send a third command; and a storage device, including: a first interface for receiving the first command from the first driver of the processing unit of the control platform; a second interface for receiving the first command from the control platform The first driver of the processing unit of the platform receives the second instruction, and is used to receive the third instruction from the second driver of the processor of the control platform; a control unit, coupled to the first interface and The second interface is used to send a first control command when triggered by the first command, send a second control command when triggered by the second command, and send a third control command when triggered by the third command and a storage unit, coupled to the control unit, for receiving the first control command to perform a first access operation, receiving the second control command to perform a second access operation, and receiving the third control command to execute a third access operation accordingly, wherein each of the first access operation, the second access operation and the third access operation includes a data backup operation and a At least one of data restoration operations; wherein the first interface includes at least one of a system management bus (System Management Bus, SMBus) and an integrated circuit bus (Inter-Integrated Circuit Bus, I 2 C Bus) , and the second interface includes a Peripheral Component Interconnect Express (PCIe) interface. 如請求項1所述的控制系統,其中:該第一驅動器包含一非揮發性記憶體快傳管理介面驅動器(Non-Volatile Memory Express Management Interface Driver,NVMe-MI Driver);且該第二驅動器包含一非揮發性記憶體快傳驅動器(Non-Volatile Memory Express Driver,NVMe Driver)。 The control system as described in claim 1, wherein: the first driver includes a non-volatile memory express management interface driver (Non-Volatile Memory Express Management Interface Driver, NVMe-MI Driver); and the second driver includes A non-volatile memory express driver (Non-Volatile Memory Express Driver, NVMe Driver). 如請求項1所述的控制系統,其中該第一存取操作、該第二存取操作及該第三存取操作之每一者更包含一資料防寫操作、一資料防讀操作、一自我監控操作、一分析報告操作及一韌體更新操作之至少一者。 The control system as described in claim 1, wherein each of the first access operation, the second access operation and the third access operation further includes a data write protection operation, a data read protection operation, a At least one of a self-monitoring operation, an analysis report operation, and a firmware update operation. 如請求項1至3任一項所述的控制系統,其中該處理單元包含一微處理器(Microprocessor,MPU)或一基板管理控制器(Baseboard Management Controller,BMC)。 The control system according to any one of claims 1 to 3, wherein the processing unit includes a Microprocessor (MPU) or a Baseboard Management Controller (BMC). 如請求項1至3任一項所述的控制系統,其中該處理單元用以監測該儲存裝置之轉速、溫度或電力狀態。 The control system according to any one of claims 1 to 3, wherein the processing unit is used to monitor the rotation speed, temperature or power status of the storage device. 一種儲存裝置之控制方法,包含:一儲存裝置透過該儲存裝置之一第一介面從一控制平台之一處理單元之一第一驅動器接收一第一指令;該儲存裝置透過該儲存裝置之一第二介面從該控制平台之該處理單元之該第一驅動器接收一第二指令; 該儲存裝置透過該儲存裝置之該第二介面從該控制平台之一處理器之一第二驅動器接收一第三指令;當該儲存裝置之一控制單元被該第一指令觸發時,發送一第一控制指令;當該儲存裝置之該控制單元被該第二指令觸發時,發送一第二控制指令;當該儲存裝置之該控制單元被該第三指令觸發時,發送一第三控制指令;該儲存裝置之一儲存單元接收該第一控制指令以據以執行一第一存取操作;該儲存裝置之該儲存單元接收該第二控制指令以據以執行一第二存取操作;及該儲存裝置之該儲存單元接收該第三控制指令以據以執行一第三存取操作;其中該第一存取操作、該第二存取操作及該第三存取操作之每一者係包含一資料備份操作及一資料還原操作之至少一者;其中該第一介面包含一系統管理匯流排(System Management Bus,SMBus)介面及積體電路匯流排(Inter-Integrated Circuit Bus,I2C Bus)介面之至少一者,且第二介面包含一外圍組件互連快傳(Peripheral Component Interconnect Express,PCIe)介面。 A control method of a storage device, comprising: a storage device receives a first instruction from a first driver of a processing unit of a control platform through a first interface of the storage device; the storage device receives a first instruction through a first interface of the storage device The second interface receives a second instruction from the first driver of the processing unit of the control platform; the storage device receives a third instruction from a second driver of a processor of the control platform through the second interface of the storage device command; when a control unit of the storage device is triggered by the first command, send a first control command; when the control unit of the storage device is triggered by the second command, send a second control command; when the control unit of the storage device is triggered by the second command; When the control unit of the storage device is triggered by the third command, it sends a third control command; a storage unit of the storage device receives the first control command to perform a first access operation; the storage unit of the storage device The storage unit receives the second control command to perform a second access operation; and the storage unit of the storage device receives the third control command to perform a third access operation; wherein the first access Each of the operation, the second access operation, and the third access operation includes at least one of a data backup operation and a data restore operation; wherein the first interface includes a system management bus (System Management Bus , SMBus) interface and at least one of an Inter-Integrated Circuit Bus (I 2 C Bus) interface, and the second interface includes a Peripheral Component Interconnect Express (PCIe) interface. 如請求項6之控制方法,其中該第一存取操作、該第二存取操作及該第三存取操作之每一者包含一資料防寫操作、一資料防讀操作、一自我監控操作、一分析報告操作及一韌體更新操作之至少一者。 The control method of claim 6, wherein each of the first access operation, the second access operation and the third access operation includes a data write protection operation, a data read protection operation, and a self-monitoring operation . At least one of an analysis report operation and a firmware update operation. 如請求項6或7之控制方法,其中該第一驅動器包含一非揮發性記憶體快傳管理介面驅動器(Non-Volatile Memory Express Management Interface Driver,NVMe-MI Driver),且該第二驅動器包含一非揮發性記憶體 快傳驅動器(Non-Volatile Memory Express Driver,NVMe Driver)。 As the control method of claim item 6 or 7, wherein the first driver includes a non-volatile memory express management interface driver (Non-Volatile Memory Express Management Interface Driver, NVMe-MI Driver), and the second driver includes a non-volatile memory Fast transfer driver (Non-Volatile Memory Express Driver, NVMe Driver).
TW110135219A 2021-09-23 2021-09-23 Control system and control method of storage device TWI789020B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW110135219A TWI789020B (en) 2021-09-23 2021-09-23 Control system and control method of storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW110135219A TWI789020B (en) 2021-09-23 2021-09-23 Control system and control method of storage device

Publications (2)

Publication Number Publication Date
TWI789020B true TWI789020B (en) 2023-01-01
TW202314524A TW202314524A (en) 2023-04-01

Family

ID=86669923

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110135219A TWI789020B (en) 2021-09-23 2021-09-23 Control system and control method of storage device

Country Status (1)

Country Link
TW (1) TWI789020B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160154591A1 (en) * 2010-10-10 2016-06-02 Liqid Inc. Systems and methods for optimizing data storage among a plurality of storage drives
TW201828073A (en) * 2017-01-20 2018-08-01 南韓商三星電子股份有限公司 Storage system and operating method thereof
TW201941056A (en) * 2018-02-08 2019-10-16 美商美光科技公司 Backup operations from volatile to non-volatile memory
CN110825547A (en) * 2019-09-23 2020-02-21 京信通信系统(中国)有限公司 SMBUS-based PCIE card exception recovery device and method
CN111176585A (en) * 2013-11-07 2020-05-19 奈特力斯股份有限公司 Hybrid memory module and system and method for operating the same
US20200344329A1 (en) * 2019-04-25 2020-10-29 Liqid Inc. Multi-Protocol Communication Fabric Control
CN112992262A (en) * 2019-12-18 2021-06-18 美光科技公司 Transmitting data and power to a memory subsystem for memory device testing

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160154591A1 (en) * 2010-10-10 2016-06-02 Liqid Inc. Systems and methods for optimizing data storage among a plurality of storage drives
CN111176585A (en) * 2013-11-07 2020-05-19 奈特力斯股份有限公司 Hybrid memory module and system and method for operating the same
TW201828073A (en) * 2017-01-20 2018-08-01 南韓商三星電子股份有限公司 Storage system and operating method thereof
TW201941056A (en) * 2018-02-08 2019-10-16 美商美光科技公司 Backup operations from volatile to non-volatile memory
US20200344329A1 (en) * 2019-04-25 2020-10-29 Liqid Inc. Multi-Protocol Communication Fabric Control
CN110825547A (en) * 2019-09-23 2020-02-21 京信通信系统(中国)有限公司 SMBUS-based PCIE card exception recovery device and method
CN112992262A (en) * 2019-12-18 2021-06-18 美光科技公司 Transmitting data and power to a memory subsystem for memory device testing

Also Published As

Publication number Publication date
TW202314524A (en) 2023-04-01

Similar Documents

Publication Publication Date Title
CN107122321B (en) Hardware repair method, hardware repair system, and computer-readable storage device
TWI616758B (en) Storage device, system and method for remote keyboard-video-mouse technologies
US9158628B2 (en) Bios failover update with service processor having direct serial peripheral interface (SPI) access
US11210172B2 (en) System and method for information handling system boot status and error data capture and analysis
US10846159B2 (en) System and method for managing, resetting and diagnosing failures of a device management bus
US10691185B2 (en) Cooling behavior in computer systems
US20210255939A1 (en) System and method for improving detection and capture of a host system catastrophic failure
US9529410B2 (en) Service processor (SP) initiated data transaction with BIOS utilizing power off commands
US8677175B2 (en) Reducing impact of repair actions following a switch failure in a switch fabric
US11132314B2 (en) System and method to reduce host interrupts for non-critical errors
JP6864718B2 (en) Hybrid power supply system and method
US10579572B2 (en) Apparatus and method to provide a multi-segment I2C bus exerciser/analyzer/fault injector and debug port system
US11126517B2 (en) Method and system for communication channels to management controller
TW202026938A (en) System and method to recover fpga firmware over a sideband interface
TWI789020B (en) Control system and control method of storage device
US20180145869A1 (en) Debugging method of switches
TWI761986B (en) Power control system of server and related power control method
CN115904491A (en) Control system and control method for storage device
US20240012651A1 (en) Enhanced service operating system capabilities through embedded controller system health state tracking
US20240103971A1 (en) Systems and methods for error recovery in rebootless firmware updates
US7868651B1 (en) Off-die termination of memory module signal lines
US20220107873A1 (en) System and method for generating a hotkey in a pre-boot environment
US11742054B2 (en) Memory power fault resilience in information handling systems
US20240028209A1 (en) Distributed region tracking for tiered memory systems
TW202411840A (en) Memory abnormality detection system, motherboard, electronic device and abnormality detection method