TWI732010B - Manufacturing method of packaged device wafer - Google Patents
Manufacturing method of packaged device wafer Download PDFInfo
- Publication number
- TWI732010B TWI732010B TW106125868A TW106125868A TWI732010B TW I732010 B TWI732010 B TW I732010B TW 106125868 A TW106125868 A TW 106125868A TW 106125868 A TW106125868 A TW 106125868A TW I732010 B TWI732010 B TW I732010B
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer
- groove
- manufacturing
- dividing
- packaged
- Prior art date
Links
Images
Landscapes
- Dicing (AREA)
- Grinding Of Cylindrical And Plane Surfaces (AREA)
- Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
[課題]提供一種在封裝器件晶片的側面使塑模樹脂殘存成為可行之封裝器件晶片的製造方法。 [解決手段]一種封裝器件晶片的製造方法,具備:溝形成步驟,在具備形成有器件之正面的晶圓之正面上形成沿分割預定線的溝;封裝晶圓形成步驟,將塑模樹脂充填於溝內並被覆晶圓的正面;外周緣去除步驟,沿外周緣將塑模樹脂與晶圓的正面側去除溝深度的1/3~2/3而使溝露出;校準步驟,依據在外周緣所露出的溝來找出分割溝的位置;及分割步驟,依據所找出的位置形成分割溝,就算溝在深度方向上傾斜地形成,仍可將在校準步驟所檢測出之溝的位置平均化。[Problem] To provide a method for manufacturing a packaged device chip that allows the remaining mold resin to remain on the side of the packaged device chip. [Solution] A method of manufacturing a packaged device wafer, comprising: a groove forming step of forming a groove along a predetermined dividing line on the front surface of the wafer with the front surface of the device formed thereon; and a package wafer forming step of filling a mold resin In the groove and cover the front surface of the wafer; the outer peripheral edge removal step, along the outer peripheral edge, remove the mold resin and the front side of the wafer to remove 1/3~2/3 of the groove depth to expose the groove; the alignment step is based on the outer peripheral edge The exposed grooves are used to find the position of the dividing grooves; and the dividing step is to form the dividing grooves according to the found positions. Even if the grooves are formed obliquely in the depth direction, the positions of the grooves detected in the calibration step can still be averaged .
Description
本發明是有關於一種封裝器件晶片的製造方法。 The invention relates to a method for manufacturing a packaged device wafer.
已知有一種在將半導體晶圓分割成一個個的器件晶片時,藉由切削刀或雷射光線照射所進行的製造方法。將分割成一個個的器件晶片固定於母板等上,以導線等配線,再以塑模樹脂封裝是一般的作法。然而,由於器件晶片之側面的微細之裂隙等,若長時間地使器件運作的話,會有裂隙伸展而使器件破損的疑慮,所以開發有將器件晶片的側面以塑模樹脂覆蓋,而使外在環境要因不波及到器件的封裝器件晶片(參照例如專利文獻1)。 There is known a manufacturing method in which the semiconductor wafer is divided into individual device wafers by irradiation with a cutting knife or laser light. It is a common practice to fix the divided device chips on a motherboard, etc., wire them with wires, etc., and then encapsulate them with a plastic resin. However, due to the minute cracks on the side of the device wafer, if the device is operated for a long time, the cracks may expand and the device may be damaged. Therefore, it has been developed to cover the side of the device wafer with a mold resin to make the outside The environmental factors do not affect the packaged device wafer of the device (see, for example, Patent Document 1).
專利文獻1:日本專利特開2002-100709號公報 Patent Document 1: Japanese Patent Laid-Open No. 2002-100709
在製造專利文獻1所示之封裝器件晶片時,有必要在
半導體晶圓上沿分割預定線形成充填塑模樹脂的溝。將溝以切削刀形成時,在切削刀的彎曲、切削裝置之軸的伸縮、及定位精度的影響下有溝的間隔以μm單位變動的情況。尤其是,在半導體晶圓的正面上形成低介電常數絕緣體被膜(Low-k膜),並將低介電常數膜以雷射燒蝕除去後,若沿所除去之淺溝切削的話,會在雷射燒蝕之熱的影響下使淺溝的附近變硬,且變得容易發生切削刀的彎曲。
When manufacturing the packaged device wafer shown in
在製造專利文獻1所示之封裝器件晶片時,若發生切削刀的彎曲的話,會有在截面上溝相對於半導體晶圓之厚度方向傾斜的情況。若溝相對於半導體晶圓之厚度方向傾斜的話,在將充填於溝內的塑模樹脂進一步分割,而分割成一個個的封裝器件時,會有塑模樹脂不會留在封裝器件晶片的側面的情況。尤其是,為了增加從1片半導體晶圓所能夠製造之封裝器件的數量,而使分割預定線之寬度變窄的話,會由於溝之間隔的變動,而使塑模樹脂未能留在封裝器件晶片的側面之疑慮變高。
When manufacturing the packaged device wafer shown in
本發明是有鑑於此種問題點而作成的發明,且提供一種使塑模樹脂殘存在封裝器件晶片之側面成為可行的封裝器件晶片之製造方法。 The present invention is an invention made in view of such problems, and provides a method for manufacturing a packaged device chip that makes it possible to make the mold resin remain on the side surface of the packaged device chip.
為了解決上述之課題並達成目的,本發明之封裝器件晶片的製造方法是一種封裝器件晶片的製造方法,其特徵在於具備:溝形成步驟,在具備在被交叉的複數條分割預定線所 區劃出的複數個區域中形成有器件之正面的晶圓之正面上,形成沿該分割預定線的溝;封裝晶圓形成步驟,在該溝內充填塑模樹脂並且以該塑模樹脂來被覆晶圓的正面,而形成封裝晶圓;外周緣去除步驟,沿該封裝晶圓的外周緣,將該塑模樹脂與晶圓的正面側去除該溝深度的1/3~2/3,使充填有該塑模樹脂的該溝在外周緣露出;校準步驟,依據已在外周緣露出的該溝來找出要沿該溝形成之該封裝晶圓的分割溝之位置;及分割步驟,依據在該校準步驟所找出的位置來沿該溝形成該分割溝,就算該溝在深度方向上傾斜地形成,仍可將在該校準步驟所檢測之該溝的位置平均化。 In order to solve the above-mentioned problems and achieve the objective, the method for manufacturing a packaged device wafer of the present invention is a method for manufacturing a packaged device wafer, which is characterized by including: a groove forming step, where a plurality of predetermined dividing lines are intersected A groove along the predetermined dividing line is formed on the front surface of the wafer on which the front surface of the device is formed in the divided regions; the package wafer forming step is to fill the groove with a mold resin and cover it with the mold resin The front side of the wafer is formed to form a packaged wafer; the outer periphery removal step is to remove the mold resin and the front side of the wafer along the outer periphery of the packaged wafer by 1/3~2/3 of the depth of the groove, so that The groove filled with the molding resin is exposed at the outer periphery; the calibration step is to find the position of the dividing groove of the package wafer to be formed along the groove according to the groove exposed at the outer periphery; and the dividing step is based on the The division groove is formed along the groove at the position found in the calibration step. Even if the groove is formed obliquely in the depth direction, the position of the groove detected in the calibration step can be averaged.
亦可在該封裝晶圓形成步驟之後,在該外周緣去除步驟之前,具備磨削步驟,該磨削步驟是在該封裝晶圓的塑模面側貼附保護構件後,磨削該晶圓的背面側來進行薄化,而使充填有該塑模樹脂的該溝露出。 After the packaging wafer forming step and before the outer peripheral edge removal step, a grinding step may be provided. The grinding step is to grind the wafer after attaching a protective member to the mold surface side of the packaging wafer Thinning is performed on the back side of the resin, and the groove filled with the mold resin is exposed.
在該分割步驟中,藉由雷射光線或切削刀來去除該塑模樹脂亦可。 In the dividing step, the mold resin may be removed by laser light or a cutter.
在本發明之封裝器件晶片的製造方法中,就算傾斜地形成填充有塑模樹脂的溝,只要將邊緣修整(沿外周緣的去除加工)實施得較深,在校準步驟中辨識溝的位置時就能夠形成平均化來辨識,而發揮使塑模樹脂殘存在封 裝器件晶片的側面成為可行的效果。 In the method of manufacturing a packaged device wafer of the present invention, even if the groove filled with the mold resin is formed obliquely, the edge trimming (removal process along the outer periphery) is implemented deeper, and the position of the groove is recognized in the calibration step. It can be recognized by averaging, and it can make the mold resin remain in the sealing The side surface of the device-mounted wafer becomes a feasible effect.
10:切削裝置 10: Cutting device
11、21、31:工作夾台 11, 21, 31: working clamp table
11a、21a、31a:保持面 11a, 21a, 31a: keep the surface
12:切削設備 12: Cutting equipment
13:切削刀 13: Cutter
14、33:Y軸移動設備 14, 33: Y-axis mobile device
15:Z軸移動設備 15: Z-axis mobile device
16、37:攝像設備 16, 37: camera equipment
17、32:控制設備 17, 32: control equipment
20:磨削裝置 20: Grinding device
22:磨削磨石 22: Grinding grindstone
30:雷射加工裝置 30: Laser processing device
34:雷射光線照射設備 34: Laser light irradiation equipment
35:旋轉驅動源 35: Rotary drive source
36:X軸移動設備 36: X-axis mobile device
100、100’:露出面 100, 100’: exposed
a、b:端 a, b: end
a1、a2、a1’、a2’、b1、b2、b1’、b2’:邊緣 a1, a2, a1’, a2’, b1, b2, b1’, b2’: edge
BP:凸塊 BP: bump
c1、c2、c1’、c2’:寬度方向的中央 c1, c2, c1’, c2’: the center in the width direction
D:器件 D: Device
DD:分割溝 DD: segmentation groove
DDP、DDP’:線段 DDP, DDP’: Line segment
DDK、DDK’:距離 DDK, DDK’: distance
DP、DP’:深度 DP, DP’: depth
DR:器件區域 DR: device area
DT、DT’:溝 DT, DT’: ditch
F:環狀框架 F: ring frame
G1、G2:攝像圖像 G1, G2: Camera image
GR:外周剩餘區域 GR: Peripheral remaining area
L:分割預定線 L: Pre-divided line
LR:雷射光線 LR: Laser light
MR:塑模樹脂 MR: Molded resin
PD:封裝器件晶片 PD: Packaged device wafer
PP:保護構件 PP: Protective member
PW、PW’:封裝晶圓 PW, PW’: Packaged wafer
SB:基板 SB: Substrate
SD:側面 SD: side
ST1:溝形成步驟 ST1: Groove formation step
ST2:封裝晶圓形成步驟 ST2: Package wafer formation steps
ST3:磨削步驟 ST3: Grinding steps
ST4:換貼步驟 ST4: Reposting steps
ST5:外周緣去除步驟 ST5: Outer edge removal step
ST6:校準步驟 ST6: Calibration procedure
ST7:分割步驟 ST7: Segmentation step
T:切割膠帶 T: Cutting tape
W、W’:晶圓 W, W’: Wafer
WR:背面 WR: Back
WS、WS’:正面 WS, WS’: front
X、Y、Z:方向 X, Y, Z: direction
Xa1、Xb1、Xa2、Xb2、Xc1、Xc2:分割溝的邊緣之X軸方向上的位置 Xa1, Xb1, Xa2, Xb2, Xc1, Xc2: The position of the edge of the dividing groove in the X-axis direction
Xc1、Xc2:分割溝的中央之X軸方向上的位置 Xc1, Xc2: The position of the center of the dividing groove in the X-axis direction
Yc1、Yc2:分割溝的中央之Y軸方向上的位置 Yc1, Yc2: The position of the center of the dividing groove in the Y-axis direction
Ya1、Yb1、Ya2、Yb2、Yc1、Yc2:分割溝的邊緣之Y軸方向上的位置 Ya1, Yb1, Ya2, Yb2, Yc1, Yc2: The position of the edge of the dividing groove in the Y-axis direction
圖1(a)是實施形態1之封裝器件晶片的製造方法之構成加工對象的封裝晶圓之晶圓的立體圖,圖1(b)是圖1(a)所示之晶圓的器件之立體圖。
Fig. 1(a) is a perspective view of a wafer constituting a packaged wafer to be processed in the manufacturing method of a packaged device wafer of
圖2是實施形態1之封裝器件晶片的製造方法之加工對象的封裝晶圓之主要部分的截面圖。 2 is a cross-sectional view of a main part of a packaged wafer to be processed in the method of manufacturing a packaged device wafer of the first embodiment.
圖3是顯示藉由實施形態1之封裝器件晶片的製造方法所製造之封裝器件晶片的立體圖。 3 is a perspective view showing a packaged device chip manufactured by the method of manufacturing a packaged device chip of the first embodiment.
圖4是顯示實施形態1之封裝器件晶片的製造方法之流程的流程圖。 4 is a flowchart showing the flow of the manufacturing method of the packaged device wafer of the first embodiment.
圖5是顯示圖4所示之封裝器件晶片的製造方法之溝形成步驟所使用的切削裝置之概略的構成之立體圖。 FIG. 5 is a perspective view showing a schematic configuration of a cutting device used in the groove forming step of the method of manufacturing the packaged device wafer shown in FIG. 4. FIG.
圖6(a)是圖4所示之封裝器件晶片的製造方法之溝形成步驟中的晶圓之主要部分的截面圖,圖6(b)是圖4所示之封裝器件晶片的製造方法之溝形成步驟後的晶圓之主要部分的截面圖,圖6(c)是圖4所示之封裝器件晶片的製造方法之溝形成步驟後的晶圓之立體圖。 6(a) is a cross-sectional view of the main part of the wafer in the groove forming step of the manufacturing method of the packaged device wafer shown in FIG. 4, and FIG. 6(b) is one of the manufacturing methods of the packaged device wafer shown in FIG. 4 A cross-sectional view of the main part of the wafer after the groove formation step. FIG. 6(c) is a perspective view of the wafer after the groove formation step in the manufacturing method of the packaged device wafer shown in FIG. 4.
圖7是藉由圖4所示之封裝器件晶片的製造方法之封裝晶圓形成步驟所形成的封裝晶圓之立體圖。 FIG. 7 is a perspective view of the package wafer formed by the package wafer forming step of the method of manufacturing the package device wafer shown in FIG. 4.
圖8(a)是顯示圖4所示之封裝器件晶片的製造方法之磨削步驟的側面圖,圖8(b)是圖4所示之封裝器件晶片的製造方法之磨削步驟後的封裝晶圓之截面圖。 Fig. 8(a) is a side view showing the grinding step of the manufacturing method of the packaged device wafer shown in Fig. 4, and Fig. 8(b) is the package after the grinding step of the manufacturing method of the packaged device wafer shown in Fig. 4 Cross-sectional view of the wafer.
圖9是顯示圖4所示之封裝器件晶片的製造方法之換 貼步驟的立體圖。 FIG. 9 is a diagram showing a change in the manufacturing method of the packaged device chip shown in FIG. 4 A perspective view of the pasting steps.
圖10是顯示圖4所示之封裝器件晶片的製造方法之外周緣去除步驟的立體圖。 10 is a perspective view showing a step of removing the outer periphery of the manufacturing method of the packaged device wafer shown in FIG. 4.
圖11是沿圖10的XI-XI線之截面圖。 Fig. 11 is a cross-sectional view taken along line XI-XI in Fig. 10.
圖12是沿圖10的XII-XII線之截面圖。 Fig. 12 is a cross-sectional view taken along line XII-XII in Fig. 10.
圖13是顯示在圖4所示之封裝器件晶片的製造方法之校準步驟及分割步驟中使用的雷射加工裝置之立體圖。 FIG. 13 is a perspective view showing the laser processing apparatus used in the calibration step and the dividing step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG.
圖14是將圖4所示之封裝器件晶片的製造方法之校準步驟的主要部分放大顯示之立體圖。 14 is an enlarged perspective view showing the main part of the calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4;
圖15是顯示圖4所示之封裝器件晶片的製造方法之校準步驟的平面圖。 FIG. 15 is a plan view showing a calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG.
圖16是顯示在圖4所示之封裝器件晶片的製造方法之校準步驟中所拍攝到的攝像圖像之一例的圖。 16 is a diagram showing an example of a captured image taken in the calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4.
圖17是顯示在圖4所示之封裝器件晶片的製造方法之校準步驟中所拍攝到的攝像圖像之其他例的圖。 FIG. 17 is a diagram showing another example of the captured image taken in the calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG.
圖18是顯示在圖4所示之封裝器件晶片的製造方法之校準步驟中所登錄之溝的座標之一例的圖。 18 is a diagram showing an example of the coordinates of the groove registered in the calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4;
圖19是圖4所示之封裝器件晶片的製造方法之分割步驟後的封裝晶圓之主要部分的截面圖。 19 is a cross-sectional view of the main part of the packaged wafer after the dividing step of the manufacturing method of the packaged device wafer shown in FIG. 4.
圖20是藉由實施形態1之封裝器件晶片的製造方法而形成有露出面之封裝晶圓的側面圖。 20 is a side view of a packaged wafer with an exposed surface formed by the method of manufacturing a packaged device wafer of the first embodiment.
圖21是藉由比較例的製造方法而形成有露出面之封裝晶圓的側面圖。 Fig. 21 is a side view of a package wafer with an exposed surface formed by the manufacturing method of the comparative example.
針對用於實施本發明之形態(實施形態),參照圖式作更詳細之說明。本發明並非因以下實施形態所記載之內容而受到限定的發明。又,在以下所記載之構成要素中,含有本發明所屬技術領域中具有通常知識者可輕易設想得到的或實質上是相同者。此外,以下所記載之構成是可以適當組合的。又,在不脫離本發明之要旨的範圍內,可進行各種構成之省略、置換或變更。 The form (embodiment) for implementing the present invention will be described in more detail with reference to the drawings. This invention is not an invention limited by the content described in the following embodiment. In addition, the constituent elements described below include those that can be easily imagined by a person having ordinary knowledge in the technical field to which the present invention pertains or are substantially the same. In addition, the configurations described below can be combined as appropriate. In addition, various configurations can be omitted, replaced, or changed without departing from the scope of the present invention.
參照圖式說明實施形態1之封裝器件晶片的製造方法。圖1(a)是實施形態1之封裝器件晶片的製造方法之構成加工對象的封裝晶圓之晶圓的立體圖。圖1(b)是圖1(a)所示之晶圓的器件之立體圖。圖2是實施形態1之封裝器件晶片的製造方法之加工對象的封裝晶圓的主要部分之截面圖。圖3是顯示藉由實施形態1之封裝器件晶片的製造方法所製造之封裝器件晶片的立體圖。
The manufacturing method of the packaged device wafer of
實施形態1之封裝器件晶片的製造方法之加工對象即圖2所示之封裝晶圓PW,是藉由圖1所示之晶圓W所構成。圖1(a)所示之晶圓W在實施形態1中是以矽、藍寶石、砷化鎵等作為基板SB之圓板狀的半導體晶圓或光器件晶圓。如圖1所示,晶圓W在其正面WS上具備:器件區域DR,在藉由交叉(在實施形態1中為正交)的複數條分割預定線L所區劃出的複數個區域中分別形成有器件D;及外周剩餘區域GR,圍繞器件區域DR。在器件D的正面上, 如圖1(b)所示,形成有複數個突起電極之凸塊BP。 The package wafer PW shown in FIG. 2 which is the processing object of the manufacturing method of the packaged device wafer of the first embodiment is composed of the wafer W shown in FIG. 1. The wafer W shown in FIG. 1(a) is a disc-shaped semiconductor wafer or optical device wafer with silicon, sapphire, gallium arsenide, or the like as the substrate SB in the first embodiment. As shown in FIG. 1, the wafer W includes on its front surface WS: device regions DR, respectively, in a plurality of regions divided by a plurality of intersecting (orthogonal in the first embodiment) planned dividing lines L A device D is formed; and a peripheral remaining region GR surrounds the device region DR. On the front side of device D, As shown in FIG. 1(b), bumps BP with a plurality of protruding electrodes are formed.
如圖2所示,晶圓W是將器件區域DR的正面WS及沿分割預定線L所形成的溝DT以塑模樹脂MR覆蓋而構成封裝晶圓PW。封裝晶圓PW是沿分割預定線L而分割成圖3所示的封裝器件晶片PD。封裝器件晶片PD是將基板SB的正面WS與全部的側面SD藉由塑模樹脂MR來覆蓋,且使凸塊BP從塑模樹脂MR突出,而露出有凸塊BP。 As shown in FIG. 2, in the wafer W, the front surface WS of the device region DR and the groove DT formed along the planned dividing line L are covered with a mold resin MR to form a package wafer PW. The packaged wafer PW is divided along the planned dividing line L into the packaged device wafer PD shown in FIG. 3. In the package device wafer PD, the front surface WS and all the side surfaces SD of the substrate SB are covered with the mold resin MR, and the bumps BP are protruded from the mold resin MR, and the bumps BP are exposed.
接著,參照圖式說明封裝器件晶片的製造方法。圖4是顯示本實施形態1之封裝器件晶片的製造方法之流程的流程圖。圖5是顯示圖4所示之封裝器件晶片的製造方法之溝形成步驟所使用的切削裝置之概略的構成之立體圖。圖6(a)是圖4所示之封裝器件晶片的製造方法之溝形成步驟中的晶圓之主要部分的截面圖。圖6(b)是圖4所示之封裝器件晶片的製造方法之溝形成步驟後的晶圓之主要部分的截面圖。圖6(c)是圖4所示之封裝器件晶片的製造方法之溝形成步驟後的晶圓之立體圖。圖7是藉由圖4所示之封裝器件晶片的製造方法之封裝晶圓形成步驟所形成的封裝晶圓之立體圖。圖8(a)是顯示圖4所示之封裝器件晶片的製造方法之磨削步驟的側面圖。圖8(b)是圖4所示之封裝器件晶片的製造方法之磨削步驟後的封裝晶圓之截面圖。圖9是顯示圖4所示之封裝器件晶片的製造方法之換貼步驟的立體圖。圖10是顯示圖4所示之封裝器件晶片的製造方法之外周緣去除步驟的立體圖。圖11是沿圖10的XI-XI線之截面圖。圖12是沿圖10的XII-XII線之截面圖。圖13是顯示 在圖4所示之封裝器件晶片的製造方法之校準步驟及分割步驟中所使用的雷射加工裝置之立體圖。圖14是將圖4所示之封裝器件晶片的製造方法之校準步驟的主要部分放大顯示之立體圖。圖15是顯示圖4所示之封裝器件晶片的製造方法之校準步驟的平面圖。圖16是顯示在圖4所示之封裝器件晶片的製造方法之校準步驟中所拍攝到的攝像圖像之一例的圖。圖17是顯示在圖4所示之封裝器件晶片的製造方法之校準步驟中所拍攝到的攝像圖像之其他例的圖。圖18是顯示在圖4所示之封裝器件晶片的製造方法之校準步驟中所登錄之溝的座標之一例的圖。圖19是圖4所示之封裝器件晶片的製造方法之分割步驟後的封裝晶圓之主要部分的截面圖。 Next, a method of manufacturing a packaged device wafer will be described with reference to the drawings. 4 is a flowchart showing the flow of the manufacturing method of the packaged device wafer of the first embodiment. FIG. 5 is a perspective view showing a schematic configuration of a cutting device used in the groove forming step of the method of manufacturing the packaged device wafer shown in FIG. 4. FIG. FIG. 6(a) is a cross-sectional view of the main part of the wafer in the groove forming step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG. FIG. 6(b) is a cross-sectional view of the main part of the wafer after the groove forming step in the manufacturing method of the packaged device wafer shown in FIG. 4. FIG. FIG. 6(c) is a perspective view of the wafer after the groove forming step in the manufacturing method of the packaged device wafer shown in FIG. 4. FIG. FIG. 7 is a perspective view of the package wafer formed by the package wafer forming step of the method of manufacturing the package device wafer shown in FIG. 4. FIG. 8(a) is a side view showing the grinding step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG. FIG. 8(b) is a cross-sectional view of the packaged wafer after the grinding step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG. FIG. 9 is a perspective view showing the replacement step of the manufacturing method of the packaged device wafer shown in FIG. 4. 10 is a perspective view showing a step of removing the outer periphery of the manufacturing method of the packaged device wafer shown in FIG. 4. Fig. 11 is a cross-sectional view taken along line XI-XI in Fig. 10. Fig. 12 is a cross-sectional view taken along line XII-XII in Fig. 10. Figure 13 shows A perspective view of the laser processing device used in the calibration step and the dividing step of the manufacturing method of the packaged device wafer shown in FIG. 4. 14 is an enlarged perspective view showing the main part of the calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4; FIG. 15 is a plan view showing a calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG. 16 is a diagram showing an example of a captured image taken in the calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG. 17 is a diagram showing another example of the captured image taken in the calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4. FIG. 18 is a diagram showing an example of the coordinates of the groove registered in the calibration step of the manufacturing method of the packaged device wafer shown in FIG. 4; 19 is a cross-sectional view of the main part of the packaged wafer after the dividing step of the manufacturing method of the packaged device wafer shown in FIG. 4.
實施形態1之封裝器件晶片的製造方法(以下,僅以製造方法記載),是將圖2所示的封裝晶圓PW沿分割預定線L切斷,而製造圖3所示之封裝器件晶片PD的方法。 The manufacturing method of the packaged device wafer of the first embodiment (hereinafter, only described as the manufacturing method) is to cut the packaged wafer PW shown in FIG. 2 along the planned dividing line L to manufacture the packaged device wafer PD shown in FIG. 3 Methods.
如圖4所示,製造方法具備溝形成步驟ST1、封裝晶圓形成步驟ST2、磨削步驟ST3、換貼步驟ST4、外周緣去除步驟ST5、校準步驟ST6、及分割步驟ST7。 As shown in FIG. 4, the manufacturing method includes a groove formation step ST1, a package wafer formation step ST2, a grinding step ST3, a replacement step ST4, an outer periphery removal step ST5, an alignment step ST6, and a dividing step ST7.
溝形成步驟ST1是在晶圓W的正面WS形成沿各分割預定線L之溝DT的步驟。溝形成步驟ST1是在各分割預定線L上形成沿各分割預定線L之長邊方向的溝DT。以溝形成步驟ST1所形成之溝DT的深度DP是在封裝器件晶片PD之基板SB的成品厚度以上。又,在實施形態1
中,溝DT的寬度是40μm以上,且80μm以下。在實施形態1中,溝形成步驟ST1是在圖5所示之切削裝置10的工作夾台11之保持面11a上吸引保持晶圓W之正面WS的背側之背面WR,並如圖6(a)所示地使用切削設備12的切削刀13,且如圖6(b)所示地在晶圓W的正面WS形成溝DT。
The trench forming step ST1 is a step of forming trenches DT along each planned dividing line L on the front surface WS of the wafer W. The groove forming step ST1 is to form a groove DT along the longitudinal direction of each planned division line L on each planned division line L. The depth DP of the trench DT formed in the trench forming step ST1 is greater than the finished thickness of the substrate SB of the package device wafer PD. Also, in the first embodiment
Among them, the width of the groove DT is 40 μm or more and 80 μm or less. In the first embodiment, the groove forming step ST1 is to suck and hold the back side WR of the back side of the front side WS of the wafer W on the holding
溝形成步驟ST1會使工作夾台11藉由圖未示之X軸移動設備而在與水平方向平行的X軸方向上移動,並使切削設備12的切削刀13藉由Y軸移動設備14在與水平方向平行且與X軸方向正交之Y軸方向上移動,且使切削設備12的切削刀13藉由Z軸移動設備15而在與鉛直方向平行的Z軸方向上移動,而如圖6(c)所示地在晶圓W之各分割預定線L的正面WS形成溝DT。
In the groove forming step ST1, the work chuck table 11 is moved in the X-axis direction parallel to the horizontal direction by the X-axis moving device not shown in the figure, and the
又,切削裝置10具備控制設備17,該控制設備17是控制:使工作夾台11以繞著與Z軸方向平行之軸心的方式旋轉之圖未示的旋轉驅動源、為了校準而拍攝晶圓W及封裝晶圓PW的攝像設備16、X軸移動設備、Y軸移動設備14、Z軸移動設備15、旋轉驅動源及切削設備12。控制設備17是使切削裝置10實施對晶圓W及封裝晶圓PW之加工動作的電腦。
In addition, the cutting
控制設備17具有:具有如CPU(中央處理單元,central processing unit)之微處理器的運算處理裝置、具有如ROM(唯讀記憶體,read only memory)或RAM(隨機存取記憶體,random access memory)之記憶體的儲存裝置、及輸入輸出介面裝置。控制設備17的運算
處理裝置會依照儲存於儲存裝置的電腦程式實施運算處理,並透過輸入輸出介面裝置將用於控制切削裝置10的控制訊號,輸出至切削裝置10之上述的構成要素。又,控制設備17可與圖未示之顯示設備與輸入設備相連接,該顯示設備是藉由顯示加工動作之狀態及圖像等的液晶顯示裝置等所構成,該輸入設備是操作人員登錄加工內容資訊等時所使用的設備。輸入設備是藉由設置於顯示設備的觸控面板、鍵盤等之中至少一種所構成。
The control device 17 has: an arithmetic processing device with a microprocessor such as a CPU (central processing unit), a processing device such as a ROM (read only memory) or RAM (random access memory) memory) storage device and input/output interface device. Operation of control device 17
The processing device performs arithmetic processing in accordance with the computer program stored in the storage device, and outputs the control signal for controlling the cutting
如圖7所示,封裝晶圓形成步驟ST2是在溝DT內充填塑模樹脂MR並將晶圓W的正面WS以塑模樹脂MR被覆,而形成封裝晶圓PW的步驟。在實施形態1中,封裝晶圓形成步驟ST2是在圖未示之樹脂被覆裝置的保持台上保持晶圓W的背面WR,來對晶圓W的正面WS滴下塑模樹脂MR,並藉由使保持台以繞著平行於鉛直方向之軸心的方式旋轉,來以塑模樹脂MR覆蓋正面WS整體及溝DT。在實施形態1中,是使用熱硬化性樹脂作為塑模樹脂MR。封裝晶圓形成步驟ST2是加熱覆蓋晶圓W之正面WS整體及溝DT的塑模樹脂MR以使其硬化。又,雖然實施形態1在以塑模樹脂MR覆蓋正面WS整體及溝DT時,凸塊BP是露出的,但本發明亦可對已硬化的塑模樹脂MR施行研磨加工來使凸塊BP確實地露出。又,封裝晶圓形成步驟ST2除了將塑模樹脂MR朝晶圓W滴下以外,亦可將晶圓W嵌入模框中,並在使塑模樹脂MR充填在晶圓W與模框的間隙後使其進行後硬化。
As shown in FIG. 7, the package wafer forming step ST2 is a step of filling the groove DT with a mold resin MR and covering the front surface WS of the wafer W with the mold resin MR to form a package wafer PW. In the first embodiment, the package wafer forming step ST2 is to hold the back surface WR of the wafer W on the holding table of the resin coating device not shown, and drop the molding resin MR on the front surface WS of the wafer W, and by The holding table is rotated around the axis parallel to the vertical direction to cover the entire front WS and the groove DT with the mold resin MR. In
磨削步驟ST3是在封裝晶圓形成步驟ST2之後且在外周緣去除步驟ST5之前進行的步驟。如圖8(a)所示,磨削步驟ST3是在藉由封裝晶圓PW的塑模樹脂MR所被覆之塑模面側貼附保護構件PP後,磨削晶圓W的背面WR側,且如圖8(b)所示,使充填有塑模樹脂MR的溝DT露出於背面WR側,而將基板SB薄化至成品厚度的步驟。如圖8(a)所示,磨削步驟ST3會在封裝晶圓PW的塑模樹脂MR側貼附保護構件PP後,將保護構件PP吸引保持在磨削裝置20之工作夾台21的保持面21a上,使封裝晶圓PW的背面WR抵接於磨削磨石22,並使工作夾台21及磨削磨石22以繞著軸心的方式旋轉,來對封裝晶圓PW的背面WR施行磨削加工。如圖8(b)所示,磨削步驟ST3會薄化封裝晶圓PW。
The grinding step ST3 is a step performed after the package wafer forming step ST2 and before the outer periphery removing step ST5. As shown in FIG. 8(a), the grinding step ST3 is to grind the back surface WR side of the wafer W after attaching the protective member PP to the mold surface side covered with the mold resin MR that encapsulates the wafer PW. And as shown in FIG. 8(b), the groove DT filled with the mold resin MR is exposed to the back surface WR side, and the process of thinning the board|substrate SB to the thickness of a finished product. As shown in FIG. 8(a), in the grinding step ST3, after the protective member PP is attached to the mold resin MR side of the package wafer PW, the protective member PP is sucked and held on the work clamp table 21 of the grinding
換貼步驟ST4是在封裝晶圓PW的背面WR貼附切割膠帶T,並從塑模面剝除保護構件PP的步驟。如圖9所示,換貼步驟ST4是將封裝晶圓PW的背面WR貼附到已在外周貼附有環狀框架F之切割膠帶T上,並將保護構件PP從塑模面剝除。 The replacement step ST4 is a step of attaching the dicing tape T to the back surface WR of the package wafer PW, and peeling off the protective member PP from the mold surface. As shown in FIG. 9, the exchange step ST4 is to attach the back surface WR of the package wafer PW to the dicing tape T to which the ring frame F has been attached to the outer periphery, and peel off the protective member PP from the mold surface.
外周緣去除步驟ST5是沿封裝晶圓PW的外周緣,將塑模樹脂MR與晶圓W的正面WS側去除溝DT深度DP(如圖8(b)所示)的1/3~2/3,而使充填有塑模樹脂MR的溝DT在外周緣露出的步驟。在實施形態1中,外周緣去除步驟ST5是涵蓋封裝晶圓PW之外周剩餘區域GR的外周緣之全周來去除塑模樹脂MR及晶圓W的正面WS。在實施
形態1中,外周緣去除步驟ST5是與溝形成步驟ST1同樣,並如圖10所示,將封裝晶圓PW的背面WR吸引保持在切削裝置10之工作夾台11的保持面11a上,使旋轉驅動源以繞著與Z軸方向平行之軸心的方式來旋轉工作夾台11並且使切削刀13從正面WS起至到達成為溝DT深度DP之1/3~2/3的位置為止,來使切削刀13切入外周剩餘區域GR之外周緣上的塑模樹脂MR及晶圓W的正面WS。如圖11及圖12所示,外周緣去除步驟ST5會去除封裝晶圓PW之外周剩餘區域GR的外周緣之全周的塑模樹脂MR及晶圓W的正面WS,而形成在外周剩餘區域GR之外周緣的全周上露出基板SB之露出面100。再者,從圖9至圖12省略了凸塊BP。
The outer periphery removal step ST5 is to remove the mold resin MR and the front WS side of the wafer W along the outer periphery of the package wafer PW to remove the groove DT depth DP (as shown in FIG. 8(b)) of 1/3~2/ 3. A step of exposing the groove DT filled with the mold resin MR at the outer periphery. In the first embodiment, the outer periphery removing step ST5 is to remove the mold resin MR and the front surface WS of the wafer W covering the entire periphery of the outer periphery of the remaining area GR of the outer periphery of the package wafer PW. In implementation
In the
校準步驟ST6是依據在外周剩餘區域GR之外周緣的露出面100上所露出的溝DT來找出:要沿溝DT形成之封裝晶圓PW之圖19所示的分割溝DD之位置的步驟。如圖13所示,校準步驟ST6會使充填有塑模樹脂MR的溝DT露出並將封裝晶圓PW以雷射加工裝置30之工作夾台31的保持面31a吸引保持。
The calibration step ST6 is a step of finding the position of the dividing groove DD shown in FIG. 19 of the package wafer PW to be formed along the groove DT based on the groove DT exposed on the exposed
雷射加工裝置30會使工作夾台31在分度進給方向即與水平方向平行的Y軸方向上藉由Y軸移動設備33移動,並使雷射光線照射設備34相向於複數條分割預定線L之中的一條分割預定線L。又,雷射加工裝置30是藉由旋轉驅動源35而使工作夾台31以繞著與鉛直方向平行之Z軸的方式旋轉,並使與雷射光線照射設備34相向的分割預定線L形成與加工進給方向平行、即與平行於水平方向且
正交於Y軸方向的X軸方向平行。雷射加工裝置30會從雷射光線照射設備34照射雷射光線LR並且使X軸移動設備36在X軸方向上移動工作夾台31,而對與雷射光線照射設備34相向的分割預定線L照射雷射光線LR,以施行燒蝕加工。
The
又,雷射加工裝置30具備控制設備32,該控制設備32會控制為了校準而拍攝封裝晶圓PW的攝像設備37、X軸移動設備36、Y軸移動設備33、旋轉驅動源35及雷射光線照射設備34。控制設備32是使雷射加工裝置30實施對封裝晶圓PW之加工動作的電腦。
In addition, the
控制設備32具有:具有如CPU(中央處理單元,central processing unit)之微處理器的運算處理裝置、具有如ROM(唯讀記憶體,read only memory)或RAM(隨機存取記憶體,random access memory)之記憶體的儲存裝置、及輸入輸出介面裝置。控制設備32的運算處理裝置是依照儲存於儲存裝置中之電腦程式實施運算處理,並將用於控制雷射加工裝置30的控制訊號透過輸入輸出介面裝置輸出至雷射加工裝置30之上述的構成要素。又,控制設備32可與圖未示之顯示設備與輸入設備相連接,該顯示設備是藉由顯示加工動作之狀態及圖像等的液晶顯示裝置等所構成,該輸入設備是操作人員登錄加工內容資訊等時所使用的設備。輸入設備是藉由設置於顯示設備的觸控面板、鍵盤等之中至少一種所構成。
The
如圖14及圖15所示,校準步驟ST6會使旋轉
驅動源35以繞著軸心之方式旋轉工作夾台31,而使已於外周剩餘區域GR之外周緣的露出面100露出之溝DT的延伸方向即長邊方向,與在形成圖19所示的分割溝DD時加工進給工作夾台31之加工進給方向即X軸方向平行。在校準步驟ST6中,控制設備32會依據攝像設備37所拍攝之形成於分割預定線L上的溝DT之圖像,使旋轉驅動源35以繞著軸心的方式旋轉工作夾台31,以如圖15所示,使形成於相互正交之分割預定線L的其中一方的分割預定線L上的溝DT與X軸方向平行。
As shown in Figure 14 and Figure 15, the calibration step ST6 will rotate
The
校準步驟ST6會將已於外周剩餘區域GR之外周緣的露出面100露出之複數條溝DT的兩端a、b以攝像設備37拍攝,從攝像設備37所拍攝之圖16及圖17所示的攝像圖像G1、G2中找出在工作夾台31之保持面31a上的溝DT之兩端a、b或單側之座標資訊(X,Y)並登錄。溝DT的座標資訊(X,Y)會顯示X軸方向上的位置與Y軸方向上的位置。在校準步驟ST6中,控制設備32的運算處理裝置會找出座標資訊(X,Y),並儲存亦即登錄在儲存裝置中。
In the calibration step ST6, the two ends a and b of the plurality of grooves DT exposed on the exposed
校準步驟ST6會從攝像設備37所拍攝的圖像中對封裝晶圓PW的位置進行計算。例如檢測封裝晶圓PW之外周緣的3處座標,找出封裝晶圓PW之中心的座標,並從預先所登錄之封裝晶圓PW的直徑中找出封裝晶圓PW在保持面31a上的位置。如圖14所示,依據所檢測出之封裝晶圓PW的位置資訊,藉由X軸移動設備36與Y軸移動設備33沿封裝晶圓PW的外周緣使工作夾台31與攝像設備37
相對地移動,並沿封裝晶圓PW的外周緣在周方向上依次拍攝溝DT,來對全部之溝DT的兩端a、b進行拍攝,並登錄座標資訊(X,Y)。再者,雖然實施形態1是校準步驟ST6會登錄全部之溝DT的兩端a、b之座標資訊(X,Y),但本發明亦可登錄每隔預先設定好之預定條數的溝DT之兩端a、b的座標資訊(X,Y)。
The calibration step ST6 calculates the position of the packaged wafer PW from the image captured by the
在校準步驟ST6中,是令控制設備32從圖16的攝像圖像G1中提取溝DT,計算溝DT之長邊方向的一端a之寬度方向的其中一個邊緣a1之X軸方向上的位置Xa1與Y軸方向上的位置Ya1,並將位置Xa1、Ya1作為溝DT其中一個邊緣a1的座標資訊(X,Y),以如圖18所示,與溝DT建立對應來登錄。在校準步驟ST6中,是令控制設備32計算溝DT之長邊方向的一端a之寬度方向的另一個邊緣b1的X軸方向上之位置Xb1與Y軸方向上之位置Yb1,並將位置Xb1、Yb1作為溝DT之另一個邊緣b1之座標資訊(X,Y),以如圖18所示,與溝DT建立對應來登錄。
In the calibration step ST6, the
又,在校準步驟ST6中,是令控制設備32從圖17的攝像圖像G2中提取溝DT,計算溝DT之長邊方向的另一端b之寬度方向的其中一個邊緣a2的X軸方向上之位置Xa2與Y軸方向上之位置Ya2,並將位置Xa2、Ya2作為溝DT其中一個邊緣a2的座標資訊(X,Y),以如圖18所示,與溝DT建立對應來登錄。在校準步驟ST6中,是令控制設備32計算溝DT之長邊方向的另一端b之寬度方向的另一個邊緣b2的X軸方向上之位置Xb2與Y軸方向上之位置
Yb2,並將位置Xb2、Yb2作為溝DT之另一個邊緣b2之座標資訊(X,Y),以如圖18所示,與溝DT建立對應來登錄。
Also, in the calibration step ST6, the
在實施形態1中,於校準步驟ST6中,雖然是令控制設備32登錄全部之溝DT的長邊方向之兩端a、b的座標資訊Xa1、Ya1、Xb1、Yb1、Xa2、Ya2、Xb2、Yb2,但亦可登錄全部之溝DT的長邊方向的其中一端a的座標資訊Xa1、Ya1、Xb1、Yb1。又,本發明亦可登錄每隔預先所設定好之預定條數的溝DT之兩端a、b或其中一端a的座標資訊Xa1、Ya1、Xb1、Yb1、Xa2、Ya2、Xb2、Yb2。又,在實施形態1中,於校準步驟ST6中是令控制設備32登錄比從溝DT之長邊方向的封裝晶圓PW之外緣更靠近中心1mm到3mm左右的兩端a、b之座標資訊Xa1、Ya1、Xb1、Yb1、Xa2、Ya2、Xb2、Yb2。藉此,就算在切削刀13於溝DT侵入封裝晶圓PW的外周緣時彎曲,而使溝DT在入口附近或出口附近蛇行,也能夠排除該影響。
In the first embodiment, in the calibration step ST6, the
校準步驟ST6會依據所登錄之溝DT的座標資訊Xa1、Ya1、Xb1、Yb1、Xa2、Ya2、Xb2、Yb2,計算沿溝DT形成之圖18所示的分割溝DD之位置Xc1、Yc1、Xc2、Yc2。在校準步驟ST6中,控制設備32會將各溝DT之長邊方向的一端a之寬度方向的中央c1之X軸方向上的位置Xc1與Y軸方向上的位置Yc1,作為分割溝DD的位置而計算。在校準步驟ST6中,控制設備32會將各溝DT之長邊方向的另一端b之寬度方向的中央c2之X軸方向上的位置Xc2與Y軸方向上的位置Yc2,作為分割溝DD的位
置而計算。
The calibration step ST6 calculates the positions Xc1, Yc1, Xc2 of the dividing groove DD shown in Fig. 18 formed along the groove DT based on the coordinate information Xa1, Ya1, Xb1, Yb1, Xa2, Ya2, Xb2, and Yb2 of the registered groove DT , Yc2. In the calibration step ST6, the
分割步驟ST7是依據在校準步驟ST6所找出之分割溝DD的位置Xc1、Yc1、Xc2、Yc2,來沿溝DT形成分割溝DD的步驟。分割溝DD是分割充填於溝DT內的塑模樹脂MR,而將封裝晶圓PW分割成封裝器件晶片PD的溝。在實施形態1中,分割溝DD的寬度是15μm以上,且30μm以下。 The dividing step ST7 is a step of forming a dividing groove DD along the groove DT based on the positions Xc1, Yc1, Xc2, and Yc2 of the dividing groove DD found in the calibration step ST6. The dividing groove DD divides the mold resin MR filled in the groove DT, and divides the package wafer PW into the package device wafer PD. In the first embodiment, the width of the dividing groove DD is 15 μm or more and 30 μm or less.
在分割步驟ST7中,會依據控制設備32所計算出之分割溝DD的位置Xc1、Yc1、Xc2、Yc2,控制X軸移動設備36與Y軸移動設備33,使雷射光線LR照射充填於各溝DT的塑模樹脂MR,並如圖19所示,形成分割溝DD。分割步驟ST7會藉由雷射光線LR,以將溝DT內的塑模樹脂MR平分為二的形式形成分割溝DD。如此,實施形態1的製造方法是從晶圓W的正面WS到成為溝DT深度DP之1/3至2/3的位置為止來將外周緣之塑模樹脂MR及晶圓W之正面WS去除,而形成露出面100。實施形態1的製造方法,由於是令控制設備32從在露出面100上所露出之溝DT的攝像圖像G1、G2中計算分割溝DD之位置Xc1、Yc1、Xc2、Yc2的位置,所以可將在校準步驟ST6所檢測之溝DT的位置平均化。由於實施形態1的製造方法會依據控制設備32所計算出之分割溝DD的位置Xc1、Yc1、Xc2、Yc2之位置,控制X軸移動設備36與Y軸移動設備33,使雷射光線LR照射充填於各溝DT內的塑模樹脂MR,所以就算溝DT在為深度方向之晶圓W的厚度方向上傾斜
地形成,也會將分割溝DD形成為讓分割溝DD將溝DT內的塑模樹脂MR平分為二。
In the dividing step ST7, according to the positions Xc1, Yc1, Xc2, and Yc2 of the dividing groove DD calculated by the
在實施形態1中,雖然在校準步驟ST6及分割步驟ST7中使用了雷射加工裝置30,但在本發明中亦可使用圖5所示的切削裝置10。總而言之,在本發明中,亦可在分割步驟ST7中,藉由切削刀13去除充填於溝DT內的塑模樹脂MR,來形成分割溝DD。
In the first embodiment, although the
實施形態1的製造方法是從晶圓W的正面WS到成為溝DT深度DP之1/3至2/3的位置為止來將外周緣之塑模樹脂MR及晶圓W之正面WS去除而形成露出面100。實施形態1的製造方法,由於是令控制設備32從在露出面100上所露出之溝DT的攝像圖像G1、G2中計算分割溝DD之位置Xc1、Yc1、Xc2、Yc2的位置,所以就算充填有塑模樹脂MR的溝DT相對於晶圓W的厚度方向傾斜地形成,仍發揮下述之效果:能夠藉由分割溝DD將充填於溝DT內的塑模樹脂MR平分為二,且能夠在封裝器件晶片PD之基板SB的側面SD上使塑模樹脂MR殘存。
The manufacturing method of the first embodiment is formed by removing the mold resin MR on the outer periphery and the front WS of the wafer W from the front surface WS of the wafer W to a position that becomes 1/3 to 2/3 of the depth DP of the groove DT. Exposure of the
接著,本發明之發明人們比較了藉由實施形態1之製造方法而形成有露出面100的圖20所示之封裝晶圓PW、與圖21所示之比較例的封裝晶圓PW’。圖20是藉由實施形態1之封裝器件晶片的製造方法而形成有露出面之封裝晶圓的側面圖。圖21是藉由比較例的製造方法而形成有露出面之封裝晶圓的側面圖。
Next, the inventors of the present invention compared the package wafer PW shown in FIG. 20 with the exposed
再者,圖20是標上與實施形態1相同的符號
來說明,圖21是在對應於圖20的部分在圖20之符號的末尾標上「’」來說明。圖20所示的封裝晶圓PW及圖21所示的封裝晶圓PW’,是將溝DT、DT’相對於晶圓W、W’的厚度方向傾斜地形成,且是將溝DT、DT’相對於晶圓W、W’之厚度方向的角度相等地形成。圖20所示的封裝晶圓PW,是將露出面100形成於成為溝DT之深度DP的1/2之位置上,圖21所示的封裝晶圓PW’,是將露出面100’形成於成為比溝DT’之深度DP’的1/2之位置更靠近正面WS’之離晶圓W’的正面WS’的距離為10μm之位置上。
In addition, Figure 20 is marked with the same symbols as in the first embodiment
To illustrate, FIG. 21 shows the part corresponding to FIG. 20 with "'" at the end of the symbol in FIG. 20 for description. The packaging wafer PW shown in FIG. 20 and the packaging wafer PW' shown in FIG. 21 are formed by forming the grooves DT, DT' obliquely with respect to the thickness direction of the wafers W, W', and the grooves DT, DT' The angles with respect to the thickness direction of the wafers W and W'are formed to be equal. The package wafer PW shown in FIG. 20 has an exposed
通過圖20之封裝晶圓PW的分割溝DD之位置C1、C2之平行於晶圓W之厚度方向的線段DDP離溝DT的內面的最短距離DDK,會變得比通過圖21之封裝晶圓PW’的分割溝DD之位置C1’、C2’之平行於晶圓W’之厚度方向的線段DDP’離溝DT’的內面之最短距離DDK’更大。從而,很清楚的是,圖20所示之封裝晶圓PW與圖21所示之封裝晶圓PW’相比,就算溝DT、DT’傾斜地形成,也能夠在封裝器件晶片PD之基板SB的側面SD使塑模樹脂MR殘存。其結果,很清楚的是,在將塑模樹脂MR與晶圓W的正面WS側去除不到溝DT深度DP的1/3的情況、及在將塑模樹脂MR與晶圓W的正面WS側去除超過溝DT深度DP的2/3的情況,相較於從正面WS至成為溝DT深度DP之1/3~2/3的位置為止來將塑模樹脂MR與晶圓W的正面WS側去除的情況,會變得難以在封裝器件晶片PD之側面使塑模樹脂MR殘存。
The shortest distance DDK of the line segment DDP parallel to the thickness direction of the wafer W through the positions C1 and C2 of the dividing groove DD of the package wafer PW in FIG. The shortest distance DDK' between the positions C1' and C2' of the dividing groove DD of the circle PW' and the line segment DDP' parallel to the thickness direction of the wafer W'from the inner surface of the groove DT' is greater. Therefore, it is clear that, compared with the package wafer PW' shown in FIG. 21, the package wafer PW shown in FIG. 20 can be formed on the substrate SB of the package device chip PD even if the trenches DT and DT' are formed obliquely. The side SD allows the mold resin MR to remain. As a result, it is clear that when the mold resin MR and the front WS side of the wafer W are removed less than 1/3 of the depth DP of the groove DT, and when the mold resin MR and the front WS of the wafer W are removed When the side removal exceeds 2/3 of the depth DP of the groove DT, compared to the position from the front WS to the
再者、本發明並非受限於上述實施形態之發明。亦即、在不脫離本發明的要點之範圍內、可進行各種變形而實施。例如,實施形態1雖然是在溝形成步驟ST1中藉由切削刀13形成溝DT,但本發明在溝形成步驟ST1中除了藉由切削刀13所進行的切削外,亦可藉由以雷射燒蝕進行的加工來形成溝DT。
In addition, the present invention is not limited to the invention of the above-mentioned embodiment. That is, various modifications can be made and implemented without departing from the gist of the present invention. For example, in
ST1‧‧‧溝形成步驟 ST1‧‧‧Gully formation steps
ST2‧‧‧封裝晶圓形成步驟 ST2‧‧‧Packaging wafer formation steps
ST3‧‧‧磨削步驟 ST3‧‧‧Grinding steps
ST4‧‧‧換貼步驟 ST4‧‧‧Replacement steps
ST5‧‧‧外周緣去除步驟 ST5‧‧‧Outer periphery removal step
ST6‧‧‧校準步驟 ST6‧‧‧Calibration procedure
ST7‧‧‧分割步驟 ST7‧‧‧Split step
Claims (3)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016-172885 | 2016-09-05 | ||
JP2016172885A JP6767814B2 (en) | 2016-09-05 | 2016-09-05 | Manufacturing method of packaged device chip |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201824409A TW201824409A (en) | 2018-07-01 |
TWI732010B true TWI732010B (en) | 2021-07-01 |
Family
ID=61623871
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW106125868A TWI732010B (en) | 2016-09-05 | 2017-08-01 | Manufacturing method of packaged device wafer |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP6767814B2 (en) |
TW (1) | TWI732010B (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6649445B1 (en) * | 2002-09-11 | 2003-11-18 | Motorola, Inc. | Wafer coating and singulation method |
TW201421559A (en) * | 2012-11-22 | 2014-06-01 | Disco Corp | Wafer processing method |
TW201608626A (en) * | 2014-07-03 | 2016-03-01 | Disco Corp | Alignment method |
TW201620094A (en) * | 2014-08-15 | 2016-06-01 | 美國博通公司 | Semiconductor border protection sealant |
TW201622019A (en) * | 2014-08-21 | 2016-06-16 | Disco Corp | Protective film coating method and protective film coating device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000040676A (en) * | 1998-07-22 | 2000-02-08 | Sony Corp | Manufacture of semiconductor device |
JP2017028160A (en) * | 2015-07-24 | 2017-02-02 | 株式会社ディスコ | Machining method for wafer |
JP6608694B2 (en) * | 2015-12-25 | 2019-11-20 | 株式会社ディスコ | Wafer processing method |
-
2016
- 2016-09-05 JP JP2016172885A patent/JP6767814B2/en active Active
-
2017
- 2017-08-01 TW TW106125868A patent/TWI732010B/en active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6649445B1 (en) * | 2002-09-11 | 2003-11-18 | Motorola, Inc. | Wafer coating and singulation method |
TW201421559A (en) * | 2012-11-22 | 2014-06-01 | Disco Corp | Wafer processing method |
TW201608626A (en) * | 2014-07-03 | 2016-03-01 | Disco Corp | Alignment method |
TW201620094A (en) * | 2014-08-15 | 2016-06-01 | 美國博通公司 | Semiconductor border protection sealant |
TW201622019A (en) * | 2014-08-21 | 2016-06-16 | Disco Corp | Protective film coating method and protective film coating device |
Also Published As
Publication number | Publication date |
---|---|
JP2018041763A (en) | 2018-03-15 |
JP6767814B2 (en) | 2020-10-14 |
TW201824409A (en) | 2018-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI715663B (en) | Wafer processing method | |
TWI711080B (en) | Wafer processing method | |
CN107275234B (en) | Method for manufacturing package wafer and method for manufacturing device chip | |
JP2008182015A (en) | Method for grinding wafer | |
TWI721192B (en) | Processing method of packaged wafer | |
TW201701344A (en) | Method for machining wafer forming a first cutting groove with depth equivalent to product thickness of device by a cutting cutter with a first thickness along cutting scheduled line from surface side of wafer | |
TW201719745A (en) | Wafer processing method for obtaining high-quality device chips having their outer peripheries surrounded with plastic molding resin without damages to sides of device chips | |
JP6339828B2 (en) | Wafer processing method | |
JP2016004795A (en) | Bonding wafer formation method | |
JP2015041687A (en) | Wafer processing method | |
TWI713100B (en) | Manufacturing method of packaged device wafer | |
TWI732010B (en) | Manufacturing method of packaged device wafer | |
TW201830544A (en) | Method of manufacturing device chip package | |
TW201913780A (en) | Wafer processing method | |
JP2017022162A (en) | Wafer processing method | |
TWI766092B (en) | Wafer processing method | |
JP6487275B2 (en) | Wafer processing method | |
TW201913777A (en) | Wafer processing method | |
JP2014053354A (en) | Wafer processing method | |
TW202107581A (en) | Manufacturing method of packages | |
JP7013083B2 (en) | Wafer processing method | |
TW201913779A (en) | Wafer processing method including a first cut groove forming process, a sealing process, a grinding process, an alignment process, and a dividing process | |
JP2018093019A (en) | Processing method of work |