TWI728318B - System in package structure - Google Patents

System in package structure Download PDF

Info

Publication number
TWI728318B
TWI728318B TW108106828A TW108106828A TWI728318B TW I728318 B TWI728318 B TW I728318B TW 108106828 A TW108106828 A TW 108106828A TW 108106828 A TW108106828 A TW 108106828A TW I728318 B TWI728318 B TW I728318B
Authority
TW
Taiwan
Prior art keywords
lead frame
package structure
sub
electronic component
barrier unit
Prior art date
Application number
TW108106828A
Other languages
Chinese (zh)
Other versions
TW202032729A (en
Inventor
張竣傑
柯志明
蕭金鎗
Original Assignee
力成科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 力成科技股份有限公司 filed Critical 力成科技股份有限公司
Priority to TW108106828A priority Critical patent/TWI728318B/en
Publication of TW202032729A publication Critical patent/TW202032729A/en
Application granted granted Critical
Publication of TWI728318B publication Critical patent/TWI728318B/en

Links

Images

Abstract

The present invention relates to a system in package structure having at least one function chip and multiple electronic components mounted on a lead frame. The connecting pads of the electronic components are attached to the lead frame through the solder pastes. A barrier unit is formed on the lead frame and located beside the connecting pads of the electronic components. When the system-level package structure is packaged and subjected to temperature rise in the subsequent process and the internal solder pastes are melted, the melted solder pastes are blocked by the barrier unit to keep the melted solder pastes from leaking out of the package. Thereby the integrity of the system-in-package structure is maintained.

Description

系統級封裝結構System-in-package structure

本發明係關於一種封裝結構,尤指一種系統級封裝結構。 The present invention relates to a packaging structure, in particular to a system-in-a-package structure.

系統級封裝,係透過將多個晶片及電子元件整合於單一封裝結構中,而使該單一封裝結構可提供一系統的功能,以因應目前對於高效能元件的需求。請參閱圖6所示,在現有技術的系統級封裝結構50,針對其內部體積較大的電子元件51(例如電感),連接墊52與導線架53之間需要較大量的內部錫膏54,才能透過回焊(reflow)製程而將體積較大的電子元件51加以固定。 The system-in-package is to integrate multiple chips and electronic components into a single package structure, so that the single package structure can provide a system function to meet the current demand for high-performance components. As shown in FIG. 6, in the prior art system-in-package structure 50, for electronic components 51 (such as inductors) with a relatively large internal volume, a relatively large amount of internal solder paste 54 is required between the connection pad 52 and the lead frame 53. Only by the reflow process can the relatively large electronic components 51 be fixed.

當欲將現有技術的系統級封裝結構50設置於相應的電路結構上時,需於導線架53外露的接點55處塗布外部錫膏後再進行回焊製程,其中在進行回焊製程時,係透過控制加溫來熔融外部錫膏以達到接合效果。然而,當進行回焊製程時,加溫不只使得外部錫膏熔融,也同樣會使得內部錫膏54熔融。由於內部錫膏54的量較多,熔融後容易由封裝材56與導線架53之間溢出,而導致現有技術的系統級封裝結構50失效。 When the prior art system-in-package structure 50 is to be placed on the corresponding circuit structure, it is necessary to apply external solder paste on the exposed contact point 55 of the lead frame 53 and then perform the reflow process. During the reflow process, The external solder paste is melted by controlling the heating to achieve the bonding effect. However, during the reflow process, heating not only causes the external solder paste to melt, but also causes the internal solder paste 54 to melt. Due to the large amount of the internal solder paste 54, it is easy to overflow from between the packaging material 56 and the lead frame 53 after melting, resulting in the failure of the prior art system-in-package structure 50.

有鑑於此,本發明係改良現有技術的系統級封裝結構,以避免內部錫膏在後續的回焊製程中溢出封裝材外。 In view of this, the present invention improves the prior art system-in-package structure to prevent the internal solder paste from overflowing out of the packaging material during the subsequent reflow process.

為達到上述之發明目的,本發明係提供一種系統級封裝結構,其中包括:至少一功能晶片及數個電子元件,各電子元件包含有一本體及數個連接墊,該連接墊設置於該本體之底側;一導線架,所述之功能晶片及電子元件設置於該導線架之第一表面並與導線架形成電連接,所述電子元件之連接墊透過錫膏設置於該導線架之第一表面而與導線架形成電連接,該導線架之第二表面設有數個外部接點,該導線架之第一表面設有至少一阻隔單元,各阻隔單元包含有至少一子阻隔單元,所述子阻隔單元圍繞於相對應之電子元件的至少其中一連接墊之周圍,以將所述連接墊圍繞於其中;以及一封裝材,其覆蓋於所述功能晶片、電子元件、及導線架之第一表面上。 In order to achieve the above-mentioned object of the invention, the present invention provides a system-in-package structure, which includes: at least one functional chip and a plurality of electronic components, each electronic component includes a body and a plurality of connection pads, the connection pads are arranged on the body Bottom side; a lead frame, the functional chip and electronic components are arranged on the first surface of the lead frame and form an electrical connection with the lead frame, and the connection pads of the electronic components are arranged on the first of the lead frame through solder paste The second surface of the lead frame is provided with a plurality of external contacts, the first surface of the lead frame is provided with at least one blocking unit, and each blocking unit includes at least one sub-blocking unit. The sub-blocking unit surrounds at least one of the connection pads of the corresponding electronic component, so as to surround the connection pad therein; and a packaging material which covers the functional chip, the electronic component, and the first part of the lead frame On the surface.

本發明的優點在於,當封裝後的系統級封裝結構在後續的回焊製程中遭遇溫度升高,而使得內部的錫膏熔融時,藉由阻隔單元的設置而抵擋熔融的錫膏溢出封裝材外,以維持系統級封裝結構的完整性,進而避免其失效。 The advantage of the present invention is that when the packaged system-in-package structure encounters an increase in temperature during the subsequent reflow process, which causes the internal solder paste to melt, the arrangement of the barrier unit prevents the molten solder paste from overflowing the packaging material. In addition, in order to maintain the integrity of the system-in-package structure, thereby avoiding its failure.

10:系統級封裝結構 10: System-in-package structure

20:電子元件 20: Electronic components

21:本體 21: body

22:連接墊 22: Connection pad

23:錫膏 23: Solder paste

30:導線架 30: Lead frame

31、31A、31B:阻隔單元 31, 31A, 31B: barrier unit

311、311A、311B:子阻隔單元 311, 311A, 311B: Sub-blocking unit

32:外部接點 32: External contact

40:封裝材 40: Packaging material

50:系統級封裝結構 50: System-in-package structure

51:電子元件 51: electronic components

52:連接墊 52: connection pad

53:導線架 53: Lead frame

54:內部錫膏 54: Internal solder paste

55:接點 55: Contact

56:封裝材 56: Packaging material

圖1為本發明之第一實施例的部份結構側視剖面示意圖。 FIG. 1 is a schematic side sectional view of a part of the structure of the first embodiment of the present invention.

圖2為本發明之第一實施例的導線架部份結構上視圖。 Fig. 2 is a top view of a part of the structure of the lead frame of the first embodiment of the present invention.

圖3為本發明之第二實施例的導線架部份結構上視圖。 3 is a top view of a part of the structure of the lead frame of the second embodiment of the present invention.

圖4為本發明之第三實施例的部份結構側視剖面示意圖。 4 is a schematic side sectional view of part of the structure of the third embodiment of the present invention.

圖5為本發明之第三實施例的導線架部份結構上視圖。 Fig. 5 is a top view of a part of the structure of the lead frame of the third embodiment of the present invention.

圖6為現有技術的部份結構側視剖面示意圖。 Fig. 6 is a schematic side sectional view of a part of the structure of the prior art.

以下配合圖式及本發明之實施例,進一步闡述本發明為達成預定發明目的所採取的技術手段,其中圖式僅為了說明目的而已被簡化,並通過描述本發明的元件和組件之間的關係來說明本發明的結構或方法發明,因此,圖中所示的元件不以實際數量、實際形狀、實際尺寸以及實際比例呈現,尺寸或尺寸比例已被放大或簡化,藉此提供更好的說明,已選擇性地設計和配置實際數量、實際形狀或實際尺寸比例,而詳細的元件佈局可能更複雜。 The following figures and embodiments of the present invention are used to further explain the technical means adopted by the present invention to achieve the intended purpose of the invention. The figures are simplified for illustrative purposes only and describe the relationship between the elements and components of the present invention. To illustrate the structure or method of the present invention, therefore, the elements shown in the figure are not presented in actual numbers, actual shapes, actual sizes, and actual ratios. The sizes or size ratios have been enlarged or simplified to provide a better description. , The actual number, actual shape or actual size ratio has been selectively designed and configured, and the detailed component layout may be more complicated.

請參閱圖1所示,本發明之系統級封裝結構10包含有至少一功能晶片(圖中未示)、數個電子元件20、一導線架30及一封裝材40。 Please refer to FIG. 1, the system-in-package structure 10 of the present invention includes at least one functional chip (not shown in the figure), a plurality of electronic components 20, a lead frame 30, and a packaging material 40.

前述之功能晶片及電子元件20係設置於導線架30之第一表面上並與導線架30形成電連接,各電子元件20包含有一本體21及數個連接墊22,連接墊22設置於本體21之底側。各電子元件20之連接墊22透過錫膏23設置於導線架30之第一表面上並與導線架30形成電連接。一般而言,功能晶片及電子元件20可依照系統級封裝結構10所欲提供的功能而加以設置,例如數位處理晶片、記憶體晶片、天線、被動元件等,但不以此為限。 The aforementioned functional chip and electronic component 20 are arranged on the first surface of the lead frame 30 and are electrically connected to the lead frame 30. Each electronic component 20 includes a body 21 and a plurality of connection pads 22. The connection pads 22 are arranged on the body 21 The bottom side. The connection pad 22 of each electronic component 20 is disposed on the first surface of the lead frame 30 through the solder paste 23 and forms an electrical connection with the lead frame 30. Generally speaking, the functional chips and electronic components 20 can be configured according to the functions to be provided by the system-in-package structure 10, such as digital processing chips, memory chips, antennas, passive components, etc., but not limited thereto.

前述之導線架30之第一表面設有至少一阻隔單元31,各阻隔單元31設置於其中一電子元件20的連接墊22之側,導線架30之第二表面設有數個外部接點32,用以與外部電路形成電連接。前述之封裝材40覆蓋於所述功能晶片、電子元件20、及導線架30之第一表面上,以保護所述功能晶片、電子元件20及導線架30之第一表面不受外部的侵襲而損壞。 The first surface of the aforementioned lead frame 30 is provided with at least one blocking unit 31, each blocking unit 31 is disposed on the side of the connection pad 22 of one of the electronic components 20, and the second surface of the lead frame 30 is provided with a number of external contacts 32, Used to form an electrical connection with an external circuit. The aforementioned packaging material 40 covers the first surface of the functional chip, the electronic component 20, and the lead frame 30 to protect the first surface of the functional chip, the electronic component 20 and the lead frame 30 from external attack. damage.

因此,當本發明之系統級封裝結構10設置於相應的電路結構上時,於導線架30的外部接點32處塗布外部錫膏後再進行回焊製程時,倘若加溫而使得系統級封裝結構10內的錫膏23熔融,溢出的錫膏23受到阻隔單元31的阻 擋而不由導線架30與封裝材40之間溢出,以維持系統級封裝結構10的完整性,進而避免其失效。 Therefore, when the system-in-package structure 10 of the present invention is disposed on the corresponding circuit structure, when the external solder paste is applied to the external contact 32 of the lead frame 30 and then the reflow process is performed, if the temperature is increased, the system-in-package The solder paste 23 in the structure 10 melts, and the overflowing solder paste 23 is blocked by the barrier unit 31 Prevent from overflowing between the lead frame 30 and the packaging material 40, so as to maintain the integrity of the system-in-package structure 10 and prevent its failure.

在一實施例中(如圖2所示),各阻隔單元31包含有數個子阻隔單元311,各子阻隔單元311間隔設置於相對應之電子元件20的其中一連接墊22之周圍,以將該連接墊22圍繞於其中,則當該連接墊22相對應的錫膏23熔融而溢出時,將受到該子阻隔單元311的阻擋而防止進一步溢出封裝材40外。在另一實施例中(如圖3所示),各阻隔單元31A包含有一子阻隔單元311A,該子阻隔單元311A呈連續封閉狀圍繞於相對應電子元件20的其中一連接墊22之周圍,以將該連接墊22圍繞於其中,則當該連接墊22相對應的錫膏23熔融而溢出時,將受到該子阻隔單元311A的阻擋而防止進一步溢出封裝材40外。阻隔單元之設置並不限於前述之實施例,各阻隔單元亦可間隔圍繞設置、或呈連續封閉狀圍繞設置於相對應之電子元件周圍,以將該電子元件之各連接墊一併圍繞於其中,亦同樣可達到防止熔融的錫膏溢出的封裝材40外的效果。 In one embodiment (as shown in FIG. 2), each blocking unit 31 includes a plurality of sub-blocking units 311, and each sub-blocking unit 311 is arranged at intervals around one of the connection pads 22 of the corresponding electronic component 20 to The connection pad 22 is surrounded therein, and when the solder paste 23 corresponding to the connection pad 22 melts and overflows, it will be blocked by the sub-blocking unit 311 to prevent further overflowing out of the packaging material 40. In another embodiment (as shown in FIG. 3), each blocking unit 31A includes a sub-blocking unit 311A, and the sub-blocking unit 311A is continuously enclosed around one of the connection pads 22 of the corresponding electronic component 20, In order to surround the connection pad 22 therein, when the solder paste 23 corresponding to the connection pad 22 melts and overflows, it will be blocked by the sub-blocking unit 311A to prevent further overflow of the packaging material 40. The arrangement of the barrier units is not limited to the foregoing embodiments. Each barrier unit can also be arranged around the corresponding electronic component at intervals or in a continuous closed shape to surround the connection pads of the electronic component. It can also achieve the effect of preventing the molten solder paste from overflowing outside the packaging material 40.

進一步而言,在一實施例中(如圖1及圖2所示),各阻隔單元31之各子阻隔單元311內凹設置於導線架30之表面,則當錫膏23熔融而溢出時,會先流入內凹的子阻隔單元311而被收集於其中,以防止進一步溢出封裝材40外。在另一實施例中(如圖4及圖5所示),各阻隔單元31B之各子阻隔單元311B突出設置於導線架30B之表面,則當錫膏23熔融而溢出時,會受到子阻隔單元311B的抵擋,以防止進一步溢出封裝材40外。 Furthermore, in one embodiment (as shown in FIGS. 1 and 2), each sub-blocking unit 311 of each blocking unit 31 is recessed on the surface of the lead frame 30, and when the solder paste 23 melts and overflows, It will flow into the concave sub-blocking unit 311 first and be collected therein to prevent further overflowing out of the packaging material 40. In another embodiment (as shown in FIGS. 4 and 5), each sub-blocking unit 311B of each blocking unit 31B is protrudingly arranged on the surface of the lead frame 30B, and when the solder paste 23 melts and overflows, it will be sub-blocked. The resistance of the unit 311B prevents further overflow of the packaging material 40.

以上所述僅是本發明的實施例而已,並非對本發明做任何形式上的限制,雖然本發明已以實施例揭露如上,然而並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明技術方案的範圍內,當可利用上述揭示的技術內容作出些許更動或修飾為等同變化的等效實施例,但凡是 未脫離本發明技術方案的內容,依據本發明的技術實質對以上實施例所作的任何簡單修改、等同變化與修飾,均仍屬於本發明技術方案的範圍內。 The above are only the embodiments of the present invention, and do not limit the present invention in any form. Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the relevant technical field, Without departing from the scope of the technical solution of the present invention, when the technical content disclosed above can be used to make slight changes or modification into equivalent embodiments with equivalent changes, but generally Without departing from the content of the technical solution of the present invention, any simple modifications, equivalent changes and modifications made to the above embodiments based on the technical essence of the present invention still fall within the scope of the technical solution of the present invention.

10:系統級封裝結構 10: System-in-package structure

20:電子元件 20: Electronic components

21:本體 21: body

22:連接墊 22: Connection pad

23:錫膏 23: Solder paste

30:導線架 30: Lead frame

31:阻隔單元 31: Barrier unit

311:子阻隔單元 311: Sub-blocking unit

32:外部接點 32: External contact

40:封裝材 40: Packaging material

Claims (9)

一種系統級封裝結構,包括:至少一功能晶片及數個電子元件,各電子元件包含有一本體及數個連接墊,該連接墊設置於該本體之底側;一導線架,所述之功能晶片及電子元件設置於該導線架之第一表面並與導線架形成電連接,所述電子元件之連接墊透過錫膏設置於該導線架之第一表面而與導線架形成電連接,該導線架之第二表面設有數個外部接點,該導線架之第一表面設有至少一阻隔單元,各阻隔單元包含有至少一子阻隔單元,所述子阻隔單元圍繞於相對應之電子元件的至少其中一連接墊之周圍,以將所述連接墊圍繞於其中;以及一封裝材,其覆蓋於所述功能晶片、電子元件、及導線架之第一表面上。 A system-in-package structure includes: at least one functional chip and a plurality of electronic components, each electronic component includes a body and a plurality of connection pads, the connection pads are arranged on the bottom side of the body; a lead frame, the functional chip And the electronic component is arranged on the first surface of the lead frame and forms an electrical connection with the lead frame, the connection pad of the electronic component is arranged on the first surface of the lead frame through the solder paste to form an electrical connection with the lead frame, the lead frame The second surface is provided with a plurality of external contacts, the first surface of the lead frame is provided with at least one barrier unit, and each barrier unit includes at least one sub-barrier unit, and the sub-barrier unit surrounds at least one of the corresponding electronic components. Around one of the connection pads to surround the connection pad; and a packaging material covering the first surface of the functional chip, the electronic component, and the lead frame. 如請求項1所述之系統級封裝結構,其中所述阻隔單元內凹設置於該導線架之第一表面。 The system-in-package structure according to claim 1, wherein the blocking unit is recessed on the first surface of the lead frame. 如請求項1所述之系統級封裝結構,其中所述阻隔單元突出設置於該導線架之第一表面。 The system-in-package structure according to claim 1, wherein the blocking unit is protrudingly arranged on the first surface of the lead frame. 如請求項1所述之系統級封裝結構,其中各阻隔單元包含有數個子阻隔單元,各子阻隔單元間隔設置於相對應之電子元件的其中一連接墊之周圍,以將該連接墊圍繞於其中。 The system-in-package structure according to claim 1, wherein each barrier unit includes a plurality of sub-barrier units, and each sub-barrier unit is arranged at intervals around one of the connection pads of the corresponding electronic component to surround the connection pad. . 如請求項1所述之系統級封裝結構,其中各阻隔單元包含有一子阻隔單元,該子阻隔單元呈連續封閉狀圍繞於相對應之電子元件之周圍,以將該電子元件之各連接墊圍繞於其中。 The system-in-package structure according to claim 1, wherein each barrier unit includes a sub-barrier unit that surrounds the corresponding electronic component in a continuous closed shape to surround each connection pad of the electronic component In it. 如請求項1所述之系統級封裝結構,其中各阻隔單元包含有一子阻隔單元,該子阻隔單元呈連續封閉狀圍繞於相對應之電子元件的其中一連接墊之周圍,以將該連接墊圍繞於其中。 The system-in-package structure according to claim 1, wherein each barrier unit includes a sub-barrier unit that surrounds one of the connection pads of the corresponding electronic component in a continuous closed shape, so that the connection pad Surrounded by it. 如請求項1所述之系統級封裝結構,其中各阻隔單元包含有數個子阻隔單元,各子阻隔單元間隔設置於相對應之電子元件的周圍,以將該電子元件之各連接墊圍繞於其中。 The system-in-package structure according to claim 1, wherein each barrier unit includes a plurality of sub-barrier units, and each sub-barrier unit is arranged at intervals around the corresponding electronic component to surround each connection pad of the electronic component. 如請求項3至7中任一項所述之系統級封裝結構,其中所述子阻隔單元內凹設置於該導線架之第一表面。 The system-in-package structure according to any one of claims 3 to 7, wherein the sub-blocking unit is recessedly arranged on the first surface of the lead frame. 如請求項3至7中任一項所述之系統級封裝結構,其中所述子阻隔單元突出設置於該導線架之第一表面。 The system-in-package structure according to any one of claims 3 to 7, wherein the sub-blocking unit is protrudingly arranged on the first surface of the lead frame.
TW108106828A 2019-02-27 2019-02-27 System in package structure TWI728318B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW108106828A TWI728318B (en) 2019-02-27 2019-02-27 System in package structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108106828A TWI728318B (en) 2019-02-27 2019-02-27 System in package structure

Publications (2)

Publication Number Publication Date
TW202032729A TW202032729A (en) 2020-09-01
TWI728318B true TWI728318B (en) 2021-05-21

Family

ID=73643599

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108106828A TWI728318B (en) 2019-02-27 2019-02-27 System in package structure

Country Status (1)

Country Link
TW (1) TWI728318B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002069400A1 (en) 2001-02-27 2002-09-06 Chippac, Inc. Plastic semiconductor package
US20090236714A1 (en) * 2002-04-16 2009-09-24 Elsie Agdon Cabahug Robust leaded molded packages and methods for forming the same
TW200947629A (en) * 2008-01-09 2009-11-16 Yamaha Corp Microphone package, lead frame, mold substrate, and mounting structure therefor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002069400A1 (en) 2001-02-27 2002-09-06 Chippac, Inc. Plastic semiconductor package
US20090236714A1 (en) * 2002-04-16 2009-09-24 Elsie Agdon Cabahug Robust leaded molded packages and methods for forming the same
TW200947629A (en) * 2008-01-09 2009-11-16 Yamaha Corp Microphone package, lead frame, mold substrate, and mounting structure therefor

Also Published As

Publication number Publication date
TW202032729A (en) 2020-09-01

Similar Documents

Publication Publication Date Title
US8975120B2 (en) Method of manufacturing semiconductor device
US7772687B2 (en) Multiple electronic component containing substrate
TWI550741B (en) Qfn package and manufacturing process thereof
TWI590392B (en) Electronic package and method of manufacture thereof
US20040195682A1 (en) Semiconductor device
JP4441545B2 (en) Semiconductor device
JP2010165814A (en) Semiconductor device and method of fabricating the same
US9502337B2 (en) Flip-chip on leadframe semiconductor packaging structure and fabrication method thereof
US20090091027A1 (en) Semiconductor package having restraining ring surfaces against soldering crack
KR100748558B1 (en) Chip size package and method of fabricating the same
TWI728318B (en) System in package structure
WO2016173507A1 (en) Integrated circuit die and manufacturing method therefor
US11264334B2 (en) Package device and method of manufacturing the same
JP2010263108A (en) Semiconductor device and manufacturing method of the same
CN206098376U (en) Packaging structure
CN105226040B (en) A kind of encapsulating structure and its method for packing of silicon substrate module
JP2009283835A (en) Semiconductor device and method of manufacturing the same
CN211125623U (en) Modular packaging structure
JP2861811B2 (en) PBGA package, motherboard for mounting PBGA package, and method of mounting PBGA package
KR0173932B1 (en) Multichip package
TWI508243B (en) A package structure and the method to manufacture thereof
US20230386952A1 (en) Fan-out wafer-level packaging structure and method for manufacturing same
CN102790034A (en) Semiconductor apparatus with radiator
US20230017846A1 (en) Package structure and method for fabricating same
JP3703960B2 (en) Semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees