TWI716805B - Display driving module and driving method - Google Patents

Display driving module and driving method Download PDF

Info

Publication number
TWI716805B
TWI716805B TW108102100A TW108102100A TWI716805B TW I716805 B TWI716805 B TW I716805B TW 108102100 A TW108102100 A TW 108102100A TW 108102100 A TW108102100 A TW 108102100A TW I716805 B TWI716805 B TW I716805B
Authority
TW
Taiwan
Prior art keywords
signal
pulse width
driving
time
output
Prior art date
Application number
TW108102100A
Other languages
Chinese (zh)
Other versions
TW202029152A (en
Inventor
史富洋
Original Assignee
米彩股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 米彩股份有限公司 filed Critical 米彩股份有限公司
Priority to TW108102100A priority Critical patent/TWI716805B/en
Publication of TW202029152A publication Critical patent/TW202029152A/en
Application granted granted Critical
Publication of TWI716805B publication Critical patent/TWI716805B/en

Links

Images

Abstract

A display driving module and driving method is proposed. The driving module contains a pulse width control unit and a driving unit. The driving unit is connected to the pulse width control unit to receive a pulse width control signal, and it also receives a signal slope information to generate a driving signal. The driving unit controls the driving signal rising slope by the signal slope information, and controls the driving signal conduction time by the pulse width control signal and signal slope information. When the driving signal does not rise the target value during the conduction time, and the driving signal's rising and falling curves approximate to linear lines, the total output of the driving signal in a working period will be proportional to the square of the conduction time. By this way, the driving module and method can increase the grayscale and the dynamic range when the driving output is low and the display is dark.

Description

顯示器驅動模組及驅動方法Display driving module and driving method

本創作是一種驅動模組及一種驅動方法,尤指一種顯示器的驅動模組及其驅動方法。This creation is a drive module and a drive method, especially a display drive module and a drive method.

現有的顯示器一般來說是藉由脈寬調變機制(Pulse Width Modulation;PWM)控制供人眼識別的明暗程度,藉由人眼的視覺暫留特性,在一光源的亮暗頻率大於一臨界值時人眼便無法感受到光源的閃爍,因此,在大於該臨界頻率的一工作週期中,藉由調變每一工作週期中的導通時間百分比改變顯示器的光源的總輸出量,以提供人眼感受不同的亮度。該導通時間百分比可由一數位元的導通控制訊號將該工作週期切割為多個最小導通單位時間,以產生佔該工作週期一特定百分比的總導通時間,因此提供不同位階的導通時間控制。例如根據一4位元的導通控制訊號,可將該工作週期切割為16個最小導通單位時間,並提供一16階的導通時間控制。也就是說,在工作週期相同的條件下,導通控制訊號的位元數越多,該工作週期切割的最小導通單位時間的數量就越多,最小導通單位時間的時間就越小,則可在該工作週期中進行越多階的導通時間控制,提供亮暗層次更細微的顯示器亮度控制。例如假設導通訊號為4位元的訊號,且當導通控制訊號為0000時,代表導通時間百分比為0%的狀態,當導通控制訊號為0001,代表導通時間百分比為6.25%的狀態,每次可調整的幅度為6.25%。又例如假設導通訊號為5位元的訊號,當導通控制訊號為00000時,代表導通時間百分比為0%的狀態,當導通控制訊號為00001時,代表導通時間百分比為3.125%的狀態,每次可調整的幅度為3.125%。 然而,人眼對明暗程度的感受程度並非線性的,在高亮度時,人眼對於明暗改變較不敏感,在低亮度時,人眼則能夠分辨較細微的明暗變化。因此,顯示器的明暗程度在低亮度時需要更高解析度的明暗控制。當導通控制訊號的位元數越多時,每次調整幅度的單位脈寬越小,其中最小的導通時間百分比對應的導通時間也越短,也表示所需的時脈頻率越大,導致技術上的困難。 除了脈寬調變機制,脈高調變機制(Pulse Amplitude Modulation;PAM)是另一種顯示器控制方法。相較脈寬調變機制係藉由控制導通時間百分比調整人眼所視之亮度,脈高調變機制係在相同的導通週期中,控制驅動訊號之強度,例如調整導通時間中的驅動訊號電流值的大小,以控制每一工作週期中所產生之總輸出量,調整人眼所感受之明暗程度。在高明暗解析度時,脈寬調變機制需要極小的控制訊號脈高單位以實現每一強度位階的控制,導致技術上困難,且不同的脈高需要之訊號上升及下降時間不同,導致難以達到理想的控制效果。 除此之外,請參閱TWI430710B專利公告案,另一種顯示器控制方法是結合脈寬及脈高調變機制,也就是可控制脈寬或訊號強度,以調整一有效週期內的總輸出量。舉例來說,假設當最小導通時間單位為1工作週期,且脈高為1輸出單位時,得到的總輸出量為1輸出單位。那麼當最小導通時間單位為0.1工作週期,最小脈高單位為0.1輸出單位時,可以達到0.01輸出單位的總輸出量。在同樣假設下,PWM調變機制須將脈寬調變為0.01工作週期,或PAM調變機制須將脈高調變為0.01輸出單位時,以達到0.01總輸出量。因此結合脈寬及脈高調變機制可在不增加脈寬或脈高最小單位的條件下,增加明暗變化的解析度。惟驅動電路的非理想性導致實現上的難度,例如切換不同輸出電流需要時間,在這段切換時間中,輸出值與理想值不同;又例如由於不同目標脈高的訊號上升時間及下降時間不同,增減幅度與目標脈高不一定是線性正比的關係,使得脈寬增加為2倍的總輸出量不同於脈高增加為2倍的總輸出量,導致調變結果與總輸出量目標值不符。綜上所述,現有的顯示器控制模組勢必須進一步進行改良。Existing displays generally use Pulse Width Modulation (PWM) to control the degree of brightness for human eyes to recognize. With the visual persistence characteristics of human eyes, the frequency of a light source is greater than a threshold. The human eye cannot feel the flicker of the light source when the value is higher than the critical frequency. Therefore, in a duty cycle greater than the critical frequency, the total output of the light source of the display is changed by modulating the on-time percentage in each duty cycle to provide human The eyes feel different brightness. The on-time percentage can be divided into a plurality of minimum on-unit times by a digital conduction control signal to generate a total on-time that accounts for a specific percentage of the duty cycle, thereby providing on-time control of different levels. For example, according to a 4-bit conduction control signal, the duty cycle can be cut into 16 minimum conduction unit times, and a 16-level conduction time control can be provided. In other words, under the same working cycle, the more the number of bits of the conduction control signal, the more the minimum conduction unit time cut in the work cycle, and the smaller the minimum conduction unit time. In this working cycle, the more steps of on-time control are performed, which provides more subtle brightness control of the display in the bright and dark levels. For example, suppose the conduction signal is a 4-bit signal, and when the conduction control signal is 0000, it represents a state where the conduction time percentage is 0%. When the conduction control signal is 0001, it represents a state where the conduction time percentage is 6.25%. The adjustment range is 6.25%. For another example, suppose the conduction signal is a 5-bit signal. When the conduction control signal is 00000, it represents a state where the conduction time percentage is 0%. When the conduction control signal is 00001, it represents a state where the conduction time percentage is 3.125%. The adjustable range is 3.125%. However, the human eye's perception of the degree of brightness is non-linear. At high brightness, the human eye is less sensitive to changes in brightness, and at low brightness, the human eye can distinguish subtle changes in brightness. Therefore, the brightness level of the display requires higher resolution brightness control at low brightness. When the number of bits of the conduction control signal is greater, the unit pulse width of each adjustment amplitude is smaller, and the conduction time corresponding to the smallest percentage of conduction time is also shorter, which also means that the required clock frequency is greater, leading to technology Difficulties. In addition to the pulse width modulation mechanism, the pulse height modulation mechanism (Pulse Amplitude Modulation; PAM) is another display control method. Compared with the pulse width modulation mechanism, which adjusts the brightness seen by the human eye by controlling the percentage of on-time, the pulse height modulation mechanism controls the intensity of the driving signal during the same on-period, such as adjusting the current value of the driving signal during the on-time. In order to control the total output produced in each work cycle, adjust the degree of light and shade perceived by the human eye. At high brightness and shade resolution, the pulse width modulation mechanism requires a very small control signal pulse height unit to achieve the control of each intensity level, which leads to technical difficulties, and different pulse heights require different signal rise and fall times, which makes it difficult To achieve the desired control effect. In addition, please refer to the TWI430710B patent announcement. Another display control method is to combine the pulse width and pulse height modulation mechanism, that is, the pulse width or signal strength can be controlled to adjust the total output within a valid period. For example, suppose that when the minimum on-time unit is 1 duty cycle and the pulse height is 1 output unit, the total output obtained is 1 output unit. Then when the minimum on-time unit is 0.1 duty cycle and the minimum pulse height unit is 0.1 output unit, a total output of 0.01 output unit can be achieved. Under the same assumption, the PWM modulation mechanism must change the pulse width to 0.01 duty cycle, or the PAM modulation mechanism must change the pulse height to 0.01 output unit to achieve 0.01 total output. Therefore, combining the pulse width and pulse height modulation mechanism can increase the resolution of light and dark changes without increasing the pulse width or the minimum unit of pulse height. However, the non-ideal nature of the drive circuit leads to difficulties in implementation. For example, it takes time to switch between different output currents. During this switching time, the output value is different from the ideal value; another example is that the signal rise time and fall time of different target pulse heights are different. , The increase/decrease range and the target pulse height are not necessarily linearly proportional, so that the total output when the pulse width is increased by 2 times is different from the total output when the pulse height is increased by 2 times. Does not match. In summary, the existing display control module must be further improved.

有鑑於現有的顯示器控制模組在低亮度時難以達到理想的高解析度明暗變化控制,本創作提供一種顯示器驅動模組,包含一脈寬控制單元及一驅動器,該驅動器電連接該脈寬控制單元以接收該脈寬控制訊號,且接收一訊號斜率資訊,並根據該脈寬控制訊號及訊號斜率訊產生一驅動訊號。進一步來說,該驅動器根據該訊號斜率資訊控制該驅動訊號在一導通時間中的訊號上升速率及訊號下降速率,且根據脈寬控制訊號及訊號斜率資訊控制該驅動訊號的導通時間。該訊號斜率資訊可以是數位控制訊號,也可以是電壓訊號或電流訊號。 本創作另外提供一種顯示器驅動方法,包含以下步驟: 接收一脈寬資訊,產生一脈寬控制訊號; 接收一訊號斜率資訊; 根據該脈寬控制訊號及該訊號斜率資訊,產生一驅動訊號,且是根據該訊號斜率資訊控制該驅動訊號在一導通時間中的訊號上升速率,及根據該脈寬控制訊號及訊號斜率資訊控制該驅動訊號的導通時間。該訊號斜率資訊可以是數位控制訊號,也可以是參考電壓訊號或參考電流訊號。某些實施例中,上述驅動訊號的下降速率也可以根據該訊號斜率資訊加以控制,但無論控制訊號下降速率與否,都可以達成本發明的效果。 該顯示器驅動模組對該驅動訊號的導通時間及在導通時間中的訊號上升速率及訊號下降速率分別進行控制,產生的驅動訊號輸出波形通常是非線性的曲線,此處為方便說明,簡化為該驅動訊號的訊號強度在該導通時間中係等速率地上升且等速率地下降,且當該驅動訊號在導通時間中的上升未達到一穩定目標值即開始下降,該驅動訊號在每一工作週期中將形成一三角波形。進一步來說,該三角波形訊號的「底」即為導通時間,當導通時間為固定值時,該三角波形的「高」與訊號上升速率及上升時間成正比;當訊號上升速率與訊號下降速率分別為固定值時,該三角波形訊號的「高」則與導通時間成正比,即當調變該導通時間時,該三角波形係以等比三角波形變化;而根據一三角型面積公式:「面積=底*高/2」可以得知,在訊號上升速率與訊號下降速率為固定值時,該驅動訊號在每一工作週期中的總輸出量與導通時間的平方成正比,且在導通時間為固定值時,該驅動訊號在每一工作週期中的總輸出量與該訊號上升速率及訊號下降速率成正比。 舉例來說,假設訊號上升速率與訊號下降速率分別為一固定值,當導通時間為1時間單位,該驅動訊號的在該工作週期中的總輸出量為1輸出單位。那麼當導通時間由0.2時間單位降為0.1時間單位時,總輸出量由0.04輸出單位降為0.01輸出單位。 反觀習用的脈寬調變機制,其總輸出量僅與其導通時間成正比。舉例來說,同樣假設導通時間為1時間單位,該驅動訊號的在該工作週期中的總輸出量為1輸出單位時,那麼當脈寬控制訊號使得導通時間由0.2時間單位降為0.1時間單位時,總輸出量僅由0.2輸出單位降為0.1輸出單位。由以上敘述可知,本創作的顯示器驅動模組在同樣使得驅動訊號的導通時間由0.2時間單位降為0.1時間單位的情況下,產生0.03輸出單位的調變量,相較脈寬調變機制僅能達到0.1輸出單位的調變量,增加了調變解析度,也就是最小可調控單位。 也就是說,在調控脈寬單位同樣為0.1工作週期的情況下,本創作的顯示器驅動模組增加了在低明暗度時總輸出量的調控範圍。當進一步同時對訊號上升速率及訊號下降速率調變時,則進一步達到更高的調控解析率。 本創作藉由控制驅動訊號在導通時間內達到一輸出目標值之前即下降而產生時一三角波形,以達到比一般PWM更精細的調變解析度,也就是最小可調控單位;而控制訊號上升速率及下降速率可以控制總輸出量,也可以控制當訊號上升時間小於多少時,會進入上述總輸出量非線性變化區間。 雖然實務上的驅動訊號輸出波形通常是非線性的曲線,但仍具有類似上述簡化為三角形的特性。 所以本創作相較於習知技術的特點在於:輸出波形的上升及下降速率可調,使得輸出的驅動訊號來不及上升到原本目標值的狀況變為可控的,進而利用此特性,產生更小的可調控單位。 除此之外,本創作的顯示器驅動模組使得該驅動訊號在每一工作週期中係受控制的上升或下降,並非瞬間的在導通及不導通之間的二元切換,因此避免了不可控的導通或關閉延遲之問題,而相較結合脈寬、脈高調變機制的調變方法容易產生不同電壓或電流目標值在導通及不導通間的切換時間不同導致調變誤差,也達到更接近調變目標值的理想調控結果。In view of the fact that it is difficult for the existing display control module to achieve the ideal high-resolution brightness change control at low brightness, this invention provides a display drive module, including a pulse width control unit and a driver, and the driver is electrically connected to the pulse width control The unit receives the pulse width control signal, and receives a signal slope information, and generates a driving signal according to the pulse width control signal and the signal slope signal. More specifically, the driver controls the signal rising rate and signal falling rate of the driving signal in an on time according to the signal slope information, and controls the on time of the driving signal according to the pulse width control signal and the signal slope information. The signal slope information can be a digital control signal, a voltage signal or a current signal. This creation additionally provides a display driving method, which includes the following steps: receiving a pulse width information to generate a pulse width control signal; receiving a signal slope information; generating a driving signal according to the pulse width control signal and the signal slope information, and According to the signal slope information, the signal rising rate of the driving signal in an on-time is controlled, and the pulse width control signal and the signal slope information are used to control the on-time of the driving signal. The signal slope information can be a digital control signal, a reference voltage signal or a reference current signal. In some embodiments, the decreasing rate of the driving signal can also be controlled based on the signal slope information, but the effect of the invention can be achieved regardless of whether the decreasing rate of the control signal is controlled. The display drive module separately controls the on time of the drive signal and the signal rise rate and signal fall rate during the on time. The output waveform of the drive signal generated is usually a non-linear curve. For the convenience of explanation, it is simplified as the The signal intensity of the drive signal rises and falls at the same rate during the on-time, and when the drive signal rises during the on-time does not reach a stable target value, it starts to fall. The drive signal starts to fall during each work cycle. The middle will form a triangular waveform. Furthermore, the “bottom” of the triangular waveform signal is the on-time. When the on-time is a fixed value, the “high” of the triangular waveform is proportional to the signal rise rate and time; when the signal rise rate and the signal fall rate When they are fixed values, the "high" of the triangular waveform signal is proportional to the on-time, that is, when the on-time is adjusted, the triangular waveform changes in a proportional triangular waveform; and according to a triangular area formula: Area=bottom*height/2" It can be seen that when the signal rise rate and signal fall rate are fixed values, the total output of the drive signal in each duty cycle is proportional to the square of the on-time, and during the on-time When it is a fixed value, the total output of the driving signal in each work cycle is proportional to the signal rising rate and the signal falling rate. For example, assuming that the signal rise rate and the signal fall rate are respectively fixed values, when the on-time is 1 time unit, the total output of the driving signal in the duty cycle is 1 output unit. Then when the on-time is reduced from 0.2 time unit to 0.1 time unit, the total output is reduced from 0.04 output unit to 0.01 output unit. In contrast to the conventional pulse width modulation mechanism, its total output is only proportional to its on-time. For example, assuming that the on-time is 1 time unit, and the total output of the driving signal in the duty cycle is 1 output unit, then when the pulse width control signal causes the on-time to decrease from 0.2 time unit to 0.1 time unit When, the total output is only reduced from 0.2 output unit to 0.1 output unit. From the above description, it can be seen that the display drive module of this creation also reduces the on-time of the drive signal from 0.2 time unit to 0.1 time unit, and generates a modulus of 0.03 output unit. Compared with the pulse width modulation mechanism, it can only To achieve a modulation value of 0.1 output unit, the modulation resolution is increased, which is the smallest adjustable unit. That is to say, when the pulse width control unit is also 0.1 duty cycle, the display drive module of this creation increases the control range of the total output when the brightness is low. When the signal rising rate and the signal falling rate are further modulated at the same time, a higher control resolution rate is further achieved. In this creation, a triangular waveform is generated by controlling the driving signal to fall before reaching an output target value during the on-time, so as to achieve a finer modulation resolution than general PWM, which is the smallest adjustable unit; while the control signal rises The rate and the falling rate can control the total output, and can also control when the signal rise time is less than how much, it will enter the above-mentioned total output nonlinear change interval. Although the actual driving signal output waveform is usually a non-linear curve, it still has a characteristic similar to the above-mentioned simplified triangle. Therefore, compared with the conventional technology, the feature of this creation is that the rising and falling rates of the output waveform are adjustable, so that the output drive signal cannot rise to the original target value in time to become controllable, and then use this feature to produce smaller The adjustable unit. In addition, the display drive module of this invention makes the drive signal rise or fall in a controlled manner during each work cycle, instead of an instant binary switch between conduction and non-conduction, thus avoiding uncontrollable Compared with the modulation method that combines pulse width and pulse height modulation mechanisms, it is easy to produce different voltage or current target values. The switching time between conduction and non-conduction leads to the modulation error, which is closer to The ideal adjustment result of the adjustment target value.

以下配合圖式及本創作之較佳實施例,進一步闡述本創作為達成預定發明目的所採取的技術手段。 請參閱圖1所示,本創作提供一種顯示器驅動模組,包含一脈寬控制單元11及一驅動器12,該驅動器12電連接該脈寬控制單元11,該脈寬控制單元11,接收一脈寬資訊並據以產生一脈寬控制訊號,該驅動器12接收該脈寬控制訊號並接收一訊號斜率資訊,該驅動器12根據該脈寬控制訊號及該訊號斜率資訊產生一驅動訊號。 其中,該驅動器12根據脈寬控制訊號及該訊號斜率資訊控制該驅動訊號的導通時間,並根據該訊號斜率資訊控制該驅動訊號在該導通時間中的訊號上升速率。 該脈寬資訊及該訊號斜率資訊例如係由一顯示器處理模組產生,該顯示器處理模組根據一顯示器亮度資訊經運算後產生相應的脈寬資訊及訊號斜率資訊。該驅動器12係供電連接一顯示單元,例如一發光二極體(Light-emitting Diode;LED)、有機發光二極體(Organic Light-emitting Diode;OLED)或一液晶顯示單元(Liquid-Crystal Display;LCD),該驅動訊號用以驅動該顯示單元,該驅動訊號根據所控制的該顯示單元規格需求,可為一電壓訊號或一電流訊號。當該驅動訊號的電壓值或電流值越高,該顯示單元的瞬間亮度越大;當該驅動訊號在該工作週期中的電壓值或電流值對時間的積分值越大,該驅動訊號在該工作週期中的總輸出量越大。 在本較佳實施方式中,假設該驅動訊號在各工作週期中的訊號上升速率等於其訊號下降速率相等,且假設該驅動訊號的上升及下降係簡單線性,以方便說明。惟本創作對此不加以限制。 請參閱圖2A及圖2B所示,圖2A及圖2B係該驅動訊號的一波形示意圖。在本實施例中,當該驅動訊號在該導通時間根據該訊號斜率資訊以一固定的速率上升及下降時,且訊號上升尚未達到一輸出目標值即下降時,該驅動訊號形成一三角波形。由於該驅動訊號在該工作週期中的總輸出量是正比於該驅動訊號的訊號值在該工作週期中的積分,也就是正比於該驅動訊號的訊號波形圖中在該工作週期內的面積。如圖2A所示,當該驅動訊號在一第一工作週期

Figure 02_image001
中與一第二工作週期
Figure 02_image003
中的訊號上升速率及訊號下降速率相等,而在該第二工作週期
Figure 02_image003
中的導通時間
Figure 02_image005
小於該第一工作週期
Figure 02_image001
中的導通時間
Figure 02_image007
,該第二工作週期
Figure 02_image003
中的總輸出量小於該第一工作週期
Figure 02_image001
中的總輸出量;如圖2B所示,當該驅動訊號在該第一工作週期
Figure 02_image001
中與該第二工作週期
Figure 02_image003
中的的導通時間
Figure 02_image007
相等,而在該第二工作週期
Figure 02_image003
中的訊號上升速率及訊號下降速率
Figure 02_image009
大於在該第一工作週期
Figure 02_image001
中的訊號上升速率及訊號下降速率
Figure 02_image011
,該第二工作週期
Figure 02_image003
中的總輸出量大於該第一工作週期
Figure 02_image001
中的總輸出量。 更詳細的說,請參閱圖3所示,該驅動訊號的總輸出量A公式如下: A = t * H / 2 H = t /2* s A =
Figure 02_image013
其中,A為驅動訊號總輸出量(即三角形的面積),t為導通時間(即三角形的底),H為達到的最高的輸出強度(即三角形的高),s為上升及下降速率(即斜率)。 因此,請繼續參閱圖2A所示,其中,在該第一工作週期
Figure 02_image001
中的導通時間為
Figure 02_image015
,,其驅動訊號在該工作週期中的訊號上升速率及訊號下降速率分別是
Figure 02_image017
Figure 02_image019
,該驅動訊號在該第一工作週期
Figure 02_image001
中的訊號總輸出量根據上述公式為
Figure 02_image021
。也就是說,該驅動訊號在一工作週期中的總輸出量與其導通時間的平方成正比,且與該驅動訊號的訊號上升速率及訊號下降速率成正比。舉例來說,當該脈寬控制訊號使得該驅動訊號的導通時間降為0.5倍時,該驅動訊號的總輸出量降為0.25倍,相較之下,現有脈寬調變機制或脈高調變機制,當脈寬或脈高降為0.5倍時,總輸出量係降為0.5倍。上述驅動訊號的下降速率控制與否,或是否與上升速率對稱,都會使驅動訊號波型類似三角波,因此都可以達成本發明的效果。 簡而言之,該工作週期內的總輸出量會與該導通時間的平方成正比,且與訊號上升與下降速率成正比,同時調變二種變因則能得到相乘的總輸出量調變結果,因此不須增加導通時間或訊號值的最小可控單位,本創作的顯示器驅動模組達到相較脈寬調變機制、脈高調變機制更多階的總輸出量調變結果。除此之外,本創作的顯示器驅動模組使得該驅動訊號在每一工作週期中係受控制的上升或下降,並非瞬間的在導通及不導通之間的二元切換,相較結合脈寬、脈高調變機制的調變方法容易產生不同電壓或電流目標值在導通及不導通間的切換時間不同導致調變誤差,達到更接近調變目標值的理想調控結果。 舉例來說,假設該驅動訊號的訊號上升速率為
Figure 02_image017
,訊號下降速率為
Figure 02_image019
,當導通時間為1時間單位時,驅動訊號輸出恰好可以達到輸出目標值,且該工作週期中的總輸出量為1輸出單位。也就是說,當導通時間小於1時間單位,該驅動訊號會形成該三角波形。根據上述總輸出量的計算方式可知,當該驅動訊號的上升及下降速率不改變,該驅動訊號在一工作週期中,以0.1時間單位為調變單位時,不同導通時間產生的總輸出量如下表1所示,並請一併參閱圖4所示,圖4為本實施例的驅動訊號的輸出曲線圖,其橫軸為導通時間,縱軸為總輸出量。由表1及圖4可知,本創作的該驅動器12在導通時間的最小單位為0.1的情形下,最小總輸出量為0.01輸出單位,並達到接近顯示器驅動訊號理想輸出曲線的迦瑪曲線(gamma curve)的輸出曲線,也就是一指數型輸出曲線,使得顯示器在低總輸出量,也就是低亮度時,達到更佳的解析度。 另一方面來說,當導通時間大於1時間單位,該驅動訊號在該導通時間中會達到該輸出目標值並維持在該輸出目標值,因此形成一梯形波形。在此狀況下,驅動訊號的總輸出量的增幅與導通時間的調變增幅形成正比關係。 導通時間(時間單位) 總輸出量(輸出單位) 3.0 3.00 2.0 2.00 1.0 1.00 0.9 0.81 0.8 0.64 0.7 0.49 0.6 0.36 0.5 0.25 0.4 0.16 0.3 0.09 0.2 0.04 0.1 0.01 表1 進一步的,如圖2B所示,而當進一步對該驅動訊號的斜率做改變時,則可以得到更多位階的總輸出量。舉例來說,當導通時間為0.1時間單位,而該驅動訊號的上升及下斜率為
Figure 02_image023
Figure 02_image025
Figure 02_image027
、…、
Figure 02_image029
,驅動訊號的總輸出量分別為0.02、0.03、0.04、…、0.10輸出單位;當導通時為0.2時間單位,而該驅動訊號的上升及下斜率為
Figure 02_image023
Figure 02_image025
Figure 02_image027
、…、
Figure 02_image029
,驅動訊號的總輸出量分別為0.08、0.12、0.16、…、0.40輸出單位,以此類推。由以上敘述可知,如此一來達到相較脈寬調變機制或脈高調變機制更多階的總輸出量調變,且在低明暗度,也就是低輸出量時更彈性且更高解析度的驅動訊號輸出控制。 綜上所述,本創作的顯示器驅動模組藉由對驅動訊號的一導通時間及訊號上升速率進行控制,在不增加控制訊號解析度,也就是不改變最小單位脈寬或最小單位脈高的情形下,增加了輸出的驅動訊號在低亮度時的解析度。進一步來說,本創作的顯示器控制模組藉由精準的控制訊號的訊號上升速率,避免了在導通及不導通間切換的延遲誤差,或相較脈高調變機制,避免了不同脈高的切換速度不同,導致無法達到精確控制的問題。 請參閱圖5A及5B,其中圖5A係該驅動訊號的波形圖,圖5B係該脈寬控制訊號的波形圖。在一較佳實施例中,該驅動訊號在每一工作週期中具有一訊號上升區間tr及一訊號下降區tf間,而該驅動器12是根據該脈寬控制訊號控制該訊號上升區間tr及該訊號下降區間tf的起始時間,並且根據該訊號斜率資訊控制該驅動訊號在該訊號上升區間tr中的訊號上升速率及在該訊號下降區間tf中的訊號下降速率。 如圖5B所示,該脈寬控制訊號係一脈寬調變訊號,而該驅動器12根據該脈寬調變訊號在每一工作週期中控制該驅動訊號在該工作週期中的導通時間。舉例來說,如圖5A所示,在一工作週期中,該驅動器12在該脈寬控制訊號切換為一高準位訊號時,使得該驅動訊號進入該訊號上升區間tr,並在該脈寬控制訊號切換為一低準位訊號時,該驅動訊號進入該訊號下降區間tf。 實務上,從脈寬控制訊號切換,到驅動訊號開始上升或下降之間通常會有時間延遲
Figure 02_image031
)。本例中為方便說明,省略該時間延遲,此電路特性為本領域專業人士所習知,不影響本發明之實施,為方便說明,故不在此詳述。惟本創作對此不加以限制。 進一步來說,請參閱圖6A及6B所示,其中圖6A係該驅動訊號的波形圖,圖6B係該脈寬控制訊號的波形圖。在第二工作週期
Figure 02_image003
中,當該脈寬控制訊號使得該驅動訊號上升到該輸出目標值H1時,該驅動訊號會穩定維持在該輸出目標值H1,直到該脈寬控制訊號切換為低準位並使得該驅動訊號進入訊號下降區間tf。如此一來,該驅動訊號會形成該梯形波形。也就是說,當該脈寬控至訊號的高準位脈寬時間大於該驅動訊號到達該輸出目標值所需的訊號上升區間tr,該驅動訊號會形成該梯形波形,且在該工作週期中的總輸出量會與該脈寬控制訊號高準位時間成正比。 進一步來說,該訊號斜率資訊可以是數位控制訊號,也可以是電壓訊號或電流訊號。當該驅動器12接收到該訊號斜率資訊,該驅動器12根據該訊號斜率資訊設定該驅動訊號在該訊號上升區間及該訊號下降區間中的訊號上升速率及訊號下降速率。以下進一步說明該驅動器12的較佳實施方式。請參閱圖7所示,在本創作的一第一較佳實施例中,該驅動器12包含一輸出單元121及一控制單元122。該輸出單元121具有一輸入端、一輸出端及一控制端,該輸出單元121的輸出端係供輸出該驅動訊號。該控制單元122電連接該脈寬控制單元11以接收該脈寬控制訊號,且電連接該輸出單元121的輸入端以提供一輸入電壓或電流至該輸出單元121的輸入端,且根據該脈寬控制訊號及該訊號斜率資訊產生一導通控制訊號,並輸出該導通控制訊號至該輸出單元121的控制端,以控制該輸出單元121的導通程度。 也就是說而該控制單元122的導通控制訊號控制該輸出單元121的導通程度,以控制該輸出單元121的輸出電流。 較佳的,該輸出單元121係一金屬氧化物半導體場效電晶體(MOSFET),具有一源極、一閘極及一漏極,其中該源極係該輸入端,該閘極係該控制端,該漏極係該輸出端。當該輸出單元121的控制端接收到的導通控制訊號的訊號值低時,該輸出單元121的導通程度低而等效阻值大,該輸出單元121的輸出端輸出一低電流;當該輸出單元121的控制端接收到的導通控制訊號的訊號值升高時,該輸出單元121的導通程度升高而等效阻值降低,該輸出單元121的輸出端電流升高。簡而言之,該輸出單元121的輸出電流與該導通控制訊號的訊號值成正相關。 其中,較佳的,該控制單元122根據該脈寬控制單元11的脈寬控制訊號控制該導通控制訊號的上升時間及下降時間,例如是當該脈寬控制訊號切換為高電位訊號時控制該導通控制訊號開始上升,並在脈寬控制訊號切換為低電位訊號時控制該導通控制訊號開始下降,並根據該訊號斜率資訊決定該導通控制訊號的訊號上升速率及訊號下降速率,達到控制該輸出單元121的輸出電流大小,也就是該驅動訊號的訊號值的目的。 請參閱圖8所示,在本創作的一第二較佳實施例中,該控制單元122包含一運算放大器1221及一電流調控單元1222,該運算放大器1221具有一啟閉控制端EN,一斜率資訊輸入端S、一正輸入端P、一負輸入端N、及一導通控制訊號輸出端OP,該啟閉控制端係電連接該脈寬控制單元以接收該脈寬控制訊號,該斜率資訊輸入端係供接收該訊號斜率資訊,該正輸入端係供接收一設定電壓Vd,該負輸入端係供電連接該輸出單元121的輸入端,且該導通控制訊號輸出端係電連接該出單元121的控制端以輸出該導通控制訊號。 該電流調控單元1222較佳係一金屬氧化物半導體場效電晶體(MOSFET),具有一源極、一閘極及一漏極,該漏極係電連接該輸出單元121的輸入端,該閘極係供接收一參考電壓Vg。 該運算放大器1221的負輸入端電連接該輸出單元121的輸入端並接收該輸入電壓,且輸出該導通控制訊號至該輸出單元121的控制端以控制該輸出控制單元121的導通程度,因此該運算放大器1221及該輸出單元121形成一負回授,當負回授達到穩態,也就是該負輸入端N接收的輸入電壓與該正輸入端P的設定電壓Vd近似時,該輸出單元121的閘極電壓與源極電壓均為穩定,因此該輸出單元121的輸出端輸出的驅動訊號係穩定的該輸出目標值電流。也就是說,藉由輸入該設定電壓Vd及該參考電壓Vg,即設定了該輸出目標值電流值。 進一步來說,該運算放大器1221係根據該訊號斜率資訊調整其輸出級,以調控該導通控制訊號的上升及下降速率,達到控制輸出單元121輸出的驅動訊號的上升及下降速率的目的。 在本創作的一操作實施例中,可藉由輸入一固定的訊號斜率資訊、參考電壓Vg及設定電壓Vd,即能確認該輸出單元121輸出的驅動訊號的訊號上升速率、訊號下降速率,及該輸出目標值,也就是確認了該驅動訊號在進入訊號上升區間後多久會達到該輸出目標值。如此一來,只要藉由輸入該脈寬控制資訊以調變該脈寬控制訊號,當脈寬控制訊號在該高準位訊號的時間低於該驅動訊號達到輸出目標值所需的時間,該驅動訊號的波形為三角波形,並達到在低輸出量時具有高解析度的功效;當脈寬控制訊號在該高準位訊號的時間高於該驅動訊號達到輸出目標值所需的時間,該驅動訊號的波形為梯形波形,在高輸出量時達到正常的輸出調變解析度。 請參閱圖9所示,本創作另外提供一種顯示器驅動方法,係由一顯示器驅動模組執行,包含以下步驟: 接收一脈寬資訊,產生一脈寬控制訊號,且接收一訊號斜率資訊(S901); 根據該脈寬控制訊號及該訊號斜率資訊,產生一驅動訊號(S902),且是根據該訊號斜率資訊控制該驅動訊號該導通時間中的訊號上升速率,及根據該脈寬控制訊號及訊號斜率資訊控制該驅動訊號的導通時間。 本創作顯示器驅動方法係分別根據一脈寬控制訊號及訊號斜率資訊控制該驅動訊號在每一工作週期中導通時間,及在該導通時間內的訊號上升速率,因此在每一工作週期中產生一近似三角波形脈衝的驅動訊號。當根據脈寬控制訊號調變導通時間時,該三角脈衝的脈高也會隨導通時間改變,且該脈高與導通時間為正比,也就是說,當訊號斜率資訊不變,而調變導通時間時,在該工作週期中的總輸出量與該導通時間的平方被成正比,因此在低總輸出量或是低導通時間時,驅動訊號的解析度更佳,符合針對人眼在低亮度時的明暗變化較為敏感之顯示器控制需求。當進一步根據該訊號斜率資訊對該驅動訊號的訊號上升速率及訊號下降速率調控時,則能得到更彈性及更多位階的驅動訊號控制輸出量。 請參閱圖10所示,在本創作顯示器驅動方法的一第一較佳實施例中,該根據脈寬控制訊號及該訊號斜率資訊產生一驅動訊號的步驟中(S902),進一步包含以下步驟: 根據該訊號斜率資訊控制該驅動訊號在該導通時間中的一訊號上升區間中的訊號上升速率,及該驅動訊號在該導通時間中的一訊號下降區間中的訊號下降速率(S1001)。 根據該脈寬控制訊號控制該驅動訊號在該導通時間中的該訊號上升區間及該訊號下降區間的起始時間(S1002)。 舉例來說,較佳的,該訊號斜率資訊可為一數位元的二進制碼,當接收到該訊號斜率資訊,根據該訊號斜率資訊設定該驅動訊號在該訊號上升區間及該訊號下降區間中的訊號上升速率及訊號下降速率,並進一步在一工作週期中,該顯示器驅動模組在該脈寬控制訊號切換為一高準位訊號時,使得該驅動訊號在該訊號上升區間,並在該脈寬控制訊號切換為一低準位訊號時,該驅動訊號進入該訊號下降區間, 請參閱圖11所示,在本創作顯示器驅動方法的一第二較佳實施例中,該顯示器驅動方法係進一步包含以下步驟: 設定一輸出目標值(S1101); 根據該脈寬控制訊號控制該驅動訊號進入該訊號上升區間(S1102); 當該驅動訊號在該訊號上升區間中以該訊號上升速率上升達到該輸出目標值(S1103),維持該驅動訊號在該輸出目標值(S1104); 根據該脈寬控制訊號控制該驅動訊號進入該訊號下降區間(S1105)。 也就是說,該驅動訊號的訊號值在該訊號上升區間中根據該訊號上升速率上升,並在該訊號下降區間中根據該訊號下降速率下降。當該訊號上升區間的時間小於該驅動訊號上升到該輸出目標值的時間,該驅動訊號根據該脈寬控制訊號即進入該訊號下降區間,那麼該驅動訊號的波形會形成該三角波形,因此達到在低輸出量時具有高解析度的功效。另一方面來說,當該訊號上升區間的時間大於該驅動訊號上升到該輸出目標值的時間,那麼該驅動訊號在上升到該輸出目標值後維持在該輸出目標值,並在根據該脈寬控制訊號進入該訊號下降區間後根據該訊號下降速率下降,該驅動訊號的波形會形成該梯形波形,調變量此時會與總導通時間呈正比,也就是在高輸出量時會達到正常的輸出調變解析度。 以上所述僅是本創作的較佳實施例而已,並非對本創作做任何形式上的限制,雖然本創作已以較佳實施例揭露如上,然而並非用以限定本創作,任何熟悉本專業的技術人員,在不脫離本創作技術方案的範圍內,當可利用上述揭示的技術內容作出些許更動或修飾為等同變化的等效實施例,但凡是未脫離本創作技術方案的內容,依據本創作的技術實質對以上實施例所作的任何簡單修改、等同變化與修飾,均仍屬於本創作技術方案的範圍內。In the following, in conjunction with the drawings and preferred embodiments of this creation, the technical means adopted by this creation to achieve the intended purpose of the invention are further described. Please refer to FIG. 1. The present invention provides a display driving module including a pulse width control unit 11 and a driver 12, the driver 12 is electrically connected to the pulse width control unit 11, and the pulse width control unit 11 receives a pulse Based on the wide information, a pulse width control signal is generated. The driver 12 receives the pulse width control signal and receives a signal slope information. The driver 12 generates a driving signal based on the pulse width control signal and the signal slope information. The driver 12 controls the on-time of the driving signal according to the pulse width control signal and the signal slope information, and controls the signal rising rate of the driving signal in the on-time according to the signal slope information. The pulse width information and the signal slope information are, for example, generated by a display processing module that generates corresponding pulse width information and signal slope information after calculations based on a display brightness information. The driver 12 is powered and connected to a display unit, such as a light-emitting diode (LED), an organic light-emitting diode (OLED), or a liquid crystal display unit (Liquid-Crystal Display; LCD), the drive signal is used to drive the display unit, and the drive signal can be a voltage signal or a current signal according to the specification requirements of the controlled display unit. When the voltage value or current value of the driving signal is higher, the instantaneous brightness of the display unit is greater; when the integral value of the voltage value or current value of the driving signal in the working period with respect to time is larger, the driving signal is The greater the total output in the work cycle. In this preferred embodiment, it is assumed that the signal rising rate of the driving signal in each duty cycle is equal to its signal falling rate, and it is assumed that the rising and falling of the driving signal are simple and linear to facilitate the description. But this creation does not impose restrictions on this. Please refer to FIG. 2A and FIG. 2B. FIG. 2A and FIG. 2B are schematic diagrams of a waveform of the driving signal. In this embodiment, when the driving signal rises and falls at a fixed rate according to the signal slope information during the on-time, and the signal rises before reaching an output target value and then falls, the driving signal forms a triangular waveform. Since the total output of the driving signal in the working period is proportional to the integral of the signal value of the driving signal in the working period, that is, it is proportional to the area in the working period in the signal waveform diagram of the driving signal. As shown in Figure 2A, when the driving signal is in a first duty cycle
Figure 02_image001
Medium and one second work cycle
Figure 02_image003
The signal rise rate and the signal fall rate are equal, and in the second duty cycle
Figure 02_image003
On time in
Figure 02_image005
Less than the first duty cycle
Figure 02_image001
On time in
Figure 02_image007
, The second work cycle
Figure 02_image003
The total output in is less than the first duty cycle
Figure 02_image001
As shown in Figure 2B, when the driving signal is in the first duty cycle
Figure 02_image001
In the second working cycle
Figure 02_image003
On time
Figure 02_image007
Equal, and in this second work cycle
Figure 02_image003
Signal rise rate and signal fall rate in
Figure 02_image009
Greater than in the first work cycle
Figure 02_image001
Signal rise rate and signal fall rate in
Figure 02_image011
, The second work cycle
Figure 02_image003
The total output volume in is greater than the first duty cycle
Figure 02_image001
The total output in the. In more detail, please refer to Figure 3. The formula for the total output A of the driving signal is as follows: A = t * H / 2 H = t /2* s A =
Figure 02_image013
Among them, A is the total output of the drive signal (that is, the area of the triangle), t is the conduction time (that is, the bottom of the triangle), H is the highest output intensity reached (that is, the height of the triangle), and s is the rate of rise and fall (ie Slope). Therefore, please continue to refer to Figure 2A, where in the first work cycle
Figure 02_image001
The conduction time in is
Figure 02_image015
, The signal rising rate and signal falling rate of the driving signal in the working cycle are
Figure 02_image017
and
Figure 02_image019
, The driving signal is in the first working cycle
Figure 02_image001
According to the above formula, the total output of the signal in
Figure 02_image021
. That is to say, the total output of the driving signal in a working cycle is proportional to the square of its on-time, and is proportional to the signal rising rate and signal falling rate of the driving signal. For example, when the pulse width control signal reduces the on-time of the driving signal by 0.5 times, the total output of the driving signal is reduced to 0.25 times. In contrast, the existing pulse width modulation mechanism or pulse height modulation Mechanism, when the pulse width or pulse height is reduced to 0.5 times, the total output is reduced to 0.5 times. Whether the falling rate of the driving signal is controlled or not, or whether it is symmetrical to the rising rate, will make the waveform of the driving signal resemble a triangular wave, so the effect of the invention can be achieved. In short, the total output in the duty cycle will be proportional to the square of the on-time, and proportional to the signal rise and fall rates. At the same time, the two variables can be modulated to obtain a multiplied total output. Therefore, there is no need to increase the on-time or the smallest controllable unit of the signal value. The display drive module created by this invention achieves a higher level of total output modulation result than the pulse width modulation mechanism and the pulse height modulation mechanism. In addition, the display drive module of this creation makes the drive signal rise or fall in a controlled manner during each work cycle, instead of an instantaneous binary switch between conduction and non-conduction. Compared with the combined pulse width The modulation method of the pulse height modulation mechanism is prone to produce different voltage or current target values. The switching time between conduction and non-conduction leads to modulation errors and achieves an ideal control result closer to the modulation target value. For example, suppose the signal rise rate of the driving signal is
Figure 02_image017
, The signal drop rate is
Figure 02_image019
, When the on-time is 1 time unit, the drive signal output can just reach the output target value, and the total output in the work cycle is 1 output unit. That is, when the on-time is less than 1 time unit, the driving signal will form the triangular waveform. According to the calculation method of the total output above, when the rising and falling rate of the driving signal does not change, and the driving signal uses 0.1 time unit as the modulating unit in a working cycle, the total output generated by different on-times is as follows As shown in Table 1, please also refer to FIG. 4. FIG. 4 is an output curve diagram of the driving signal of this embodiment. The horizontal axis is the on-time and the vertical axis is the total output. It can be seen from Table 1 and Figure 4 that when the minimum unit of the on-time of the driver 12 in this creation is 0.1, the minimum total output is 0.01 output unit, and reaches a gamma curve close to the ideal output curve of the display driving signal. curve), which is an exponential output curve, which enables the display to achieve a better resolution at low total output, that is, low brightness. On the other hand, when the on-time is greater than 1 time unit, the driving signal will reach the output target value during the on-time and remain at the output target value, thus forming a trapezoidal waveform. In this situation, the increase in the total output of the drive signal is proportional to the increase in the modulation of the on-time. On time (time unit) Total output (output unit) 3.0 3.00 2.0 2.00 1.0 1.00 0.9 0.81 0.8 0.64 0.7 0.49 0.6 0.36 0.5 0.25 0.4 0.16 0.3 0.09 0.2 0.04 0.1 0.01 Table 1 further, as shown in FIG. 2B, when the slope of the driving signal is further changed, more levels of total output can be obtained. For example, when the on-time is 0.1 time unit, the rising and falling slope of the driving signal is
Figure 02_image023
,
Figure 02_image025
,
Figure 02_image027
,...,
Figure 02_image029
, The total output of the drive signal is respectively 0.02, 0.03, 0.04,..., 0.10 output unit; when it is turned on, it is 0.2 time unit, and the rising and falling slopes of the drive signal are
Figure 02_image023
,
Figure 02_image025
,
Figure 02_image027
,...,
Figure 02_image029
, The total output of the drive signal is 0.08, 0.12, 0.16,..., 0.40 output units, and so on. It can be seen from the above description that this achieves a higher level of total output modulation than the pulse width modulation mechanism or pulse height modulation mechanism, and it is more flexible and higher resolution at low brightness, that is, low output. The drive signal output control. To sum up, the display drive module created by this invention controls the on-time of the drive signal and the signal rise rate without increasing the resolution of the control signal, that is, without changing the minimum unit pulse width or minimum unit pulse height. In this case, the resolution of the output driving signal at low brightness is increased. Furthermore, the display control module created by this invention precisely controls the signal rise rate to avoid the delay error of switching between conduction and non-conduction, or compared with the pulse height modulation mechanism, avoids the switching of different pulse heights. The speed is different, leading to the problem of inability to achieve precise control. Please refer to FIGS. 5A and 5B, where FIG. 5A is a waveform diagram of the driving signal, and FIG. 5B is a waveform diagram of the pulse width control signal. In a preferred embodiment, the driving signal has a signal rising interval tr and a signal falling interval tf in each duty cycle, and the driver 12 controls the signal rising interval tr and the signal rising interval tf according to the pulse width control signal The start time of the signal falling interval tf, and the signal rising rate of the driving signal in the signal rising interval tr and the signal falling rate in the signal falling interval tf are controlled according to the signal slope information. As shown in FIG. 5B, the pulse width control signal is a pulse width modulation signal, and the driver 12 controls the on-time of the driving signal in the working period according to the pulse width modulation signal in each duty cycle. For example, as shown in FIG. 5A, in a duty cycle, when the pulse width control signal is switched to a high level signal by the driver 12, the driving signal enters the signal rising interval tr, and the pulse width When the control signal is switched to a low level signal, the driving signal enters the signal drop interval tf. In practice, there is usually a time delay between when the pulse width control signal is switched to when the drive signal starts to rise or fall
Figure 02_image031
). In this example, for the convenience of description, the time delay is omitted. This circuit characteristic is well known to those skilled in the art and does not affect the implementation of the present invention. For the convenience of description, it will not be detailed here. But this creation does not impose restrictions on this. Further, please refer to FIGS. 6A and 6B, where FIG. 6A is a waveform diagram of the driving signal, and FIG. 6B is a waveform diagram of the pulse width control signal. In the second working cycle
Figure 02_image003
When the pulse width control signal causes the driving signal to rise to the output target value H1, the driving signal will stably maintain the output target value H1 until the pulse width control signal is switched to a low level and the driving signal Enter the signal drop interval tf. In this way, the driving signal will form the trapezoidal waveform. That is to say, when the pulse width time of the pulse width control to the high level of the signal is greater than the signal rising interval tr required for the driving signal to reach the output target value, the driving signal will form the trapezoidal waveform, and in the duty cycle The total output will be proportional to the high level time of the pulse width control signal. Furthermore, the signal slope information can be a digital control signal, a voltage signal or a current signal. When the driver 12 receives the signal slope information, the driver 12 sets the signal rising rate and the signal falling rate of the driving signal in the signal rising interval and the signal falling interval according to the signal slope information. The preferred embodiment of the driver 12 is further described below. Please refer to FIG. 7. In a first preferred embodiment of the present invention, the driver 12 includes an output unit 121 and a control unit 122. The output unit 121 has an input terminal, an output terminal and a control terminal, and the output terminal of the output unit 121 is used for outputting the driving signal. The control unit 122 is electrically connected to the pulse width control unit 11 to receive the pulse width control signal, and is electrically connected to the input terminal of the output unit 121 to provide an input voltage or current to the input terminal of the output unit 121, and according to the pulse The wide control signal and the signal slope information generate a conduction control signal, and output the conduction control signal to the control terminal of the output unit 121 to control the conduction degree of the output unit 121. That is, the conduction control signal of the control unit 122 controls the conduction degree of the output unit 121 to control the output current of the output unit 121. Preferably, the output unit 121 is a metal oxide semiconductor field-effect transistor (MOSFET) with a source, a gate, and a drain, wherein the source is the input terminal, and the gate is the control Terminal, the drain is the output terminal. When the signal value of the conduction control signal received by the control terminal of the output unit 121 is low, the conduction degree of the output unit 121 is low and the equivalent resistance is large, and the output terminal of the output unit 121 outputs a low current; When the signal value of the conduction control signal received by the control terminal of the unit 121 increases, the conduction degree of the output unit 121 increases and the equivalent resistance decreases, and the current at the output terminal of the output unit 121 increases. In short, the output current of the output unit 121 is positively correlated with the signal value of the conduction control signal. Wherein, preferably, the control unit 122 controls the rise time and fall time of the conduction control signal according to the pulse width control signal of the pulse width control unit 11, for example, when the pulse width control signal is switched to a high potential signal, the control unit 122 controls the The conduction control signal starts to rise, and when the pulse width control signal is switched to a low level signal, the conduction control signal is controlled to start to fall, and the signal rise rate and signal fall rate of the conduction control signal are determined according to the signal slope information to control the output The output current of the unit 121 is the purpose of the signal value of the driving signal. Please refer to FIG. 8. In a second preferred embodiment of the present invention, the control unit 122 includes an operational amplifier 1221 and a current control unit 1222. The operational amplifier 1221 has an on-off control terminal EN and a slope Information input terminal S, a positive input terminal P, a negative input terminal N, and a conduction control signal output terminal OP. The opening and closing control terminal is electrically connected to the pulse width control unit to receive the pulse width control signal, and the slope information The input terminal is for receiving the signal slope information, the positive input terminal is for receiving a set voltage Vd, the negative input terminal is connected to the input terminal of the output unit 121 for power supply, and the conduction control signal output terminal is electrically connected to the output unit The control terminal of 121 outputs the conduction control signal. The current control unit 1222 is preferably a metal oxide semiconductor field-effect transistor (MOSFET) with a source, a gate and a drain. The drain is electrically connected to the input end of the output unit 121. The gate The pole system is for receiving a reference voltage Vg. The negative input terminal of the operational amplifier 1221 is electrically connected to the input terminal of the output unit 121 and receives the input voltage, and outputs the conduction control signal to the control terminal of the output unit 121 to control the conduction degree of the output control unit 121. Therefore, the The operational amplifier 1221 and the output unit 121 form a negative feedback. When the negative feedback reaches a steady state, that is, when the input voltage received by the negative input terminal N is similar to the set voltage Vd of the positive input terminal P, the output unit 121 Both the gate voltage and the source voltage of the output unit 121 are stable, so the driving signal output from the output terminal of the output unit 121 is a stable output current of the target value. That is, by inputting the set voltage Vd and the reference voltage Vg, the output target current value is set. Furthermore, the operational amplifier 1221 adjusts its output stage according to the signal slope information to regulate the rising and falling rates of the conduction control signal, so as to control the rising and falling rates of the driving signal output by the output unit 121. In an operating embodiment of the present creation, by inputting a fixed signal slope information, reference voltage Vg and setting voltage Vd, the signal rising rate and signal falling rate of the driving signal output by the output unit 121 can be confirmed, and The output target value is to confirm how long the drive signal will reach the output target value after entering the signal rising interval. In this way, as long as the pulse width control information is input to modulate the pulse width control signal, when the pulse width control signal is at the high level signal for a time less than the time required for the drive signal to reach the output target value, the The waveform of the driving signal is a triangular waveform, and achieves the effect of high resolution at low output; when the time of the pulse width control signal at the high level signal is higher than the time required for the driving signal to reach the output target value, the The waveform of the driving signal is a trapezoidal waveform, which achieves normal output modulation resolution at high output. Please refer to FIG. 9. This creation additionally provides a display driving method which is executed by a display driving module and includes the following steps: receiving a pulse width information, generating a pulse width control signal, and receiving a signal slope information (S901 ); According to the pulse width control signal and the signal slope information, a driving signal is generated (S902), and the driving signal is controlled according to the signal slope information and the signal rise rate in the on-time, and according to the pulse width control signal and The signal slope information controls the on-time of the driving signal. The creative display driving method controls the on-time of the driving signal in each duty cycle and the signal rise rate during the on-time according to a pulse width control signal and signal slope information respectively, so that a signal is generated in each duty cycle. Drive signal similar to triangular waveform pulse. When the on-time is modulated according to the pulse width control signal, the pulse height of the triangular pulse will also change with the on-time, and the pulse height is proportional to the on-time, that is, when the signal slope information is unchanged, the modulation is turned on In time, the total output in the duty cycle is proportional to the square of the on-time. Therefore, when the total output or the on-time is low, the resolution of the driving signal is better, which is consistent with the low brightness of the human eye. When the light and dark changes are more sensitive to display control requirements. When the signal rising rate and the signal falling rate of the driving signal are further regulated according to the signal slope information, a more flexible and more hierarchical driving signal control output can be obtained. Referring to FIG. 10, in a first preferred embodiment of the creative display driving method, the step of generating a driving signal according to the pulse width control signal and the signal slope information (S902) further includes the following steps: According to the signal slope information, the signal rising rate of the driving signal in a signal rising interval of the on-time and the signal falling rate of the driving signal in a signal falling interval of the on-time are controlled (S1001). The start time of the signal rising interval and the signal falling interval of the driving signal in the on-time is controlled according to the pulse width control signal (S1002). For example, preferably, the signal slope information can be a digital binary code. When the signal slope information is received, the driving signal is set in the signal rising interval and the signal falling interval according to the signal slope information. The signal rise rate and the signal fall rate, and further in a work cycle, when the pulse width control signal is switched to a high level signal, the display drive module makes the drive signal in the signal rise interval and in the pulse When the wide control signal is switched to a low level signal, the driving signal enters the signal falling interval. Please refer to FIG. 11. As shown in FIG. 11, in a second preferred embodiment of the creative display driving method, the display driving method is further It includes the following steps: setting an output target value (S1101); controlling the driving signal to enter the signal rising interval according to the pulse width control signal (S1102); when the driving signal rises in the signal rising interval at the signal rising rate to reach the Output target value (S1103), maintain the drive signal at the output target value (S1104); control the drive signal to enter the signal drop interval according to the pulse width control signal (S1105). That is, the signal value of the driving signal increases according to the signal rising rate in the signal rising interval, and decreases according to the signal falling rate in the signal falling interval. When the time of the signal rising interval is less than the time of the driving signal rising to the output target value, the driving signal enters the signal falling interval according to the pulse width control signal, then the waveform of the driving signal will form the triangular waveform, thus reaching It has high resolution function at low output. On the other hand, when the time of the signal rise interval is greater than the time for the drive signal to rise to the output target value, then the drive signal is maintained at the output target value after rising to the output target value, and will continue to operate according to the pulse After the wide control signal enters the signal falling interval, it decreases according to the signal falling rate. The waveform of the driving signal will form the trapezoidal waveform. At this time, the modulation variable will be proportional to the total on-time, that is, it will reach normal at high output. Output modulation resolution. The above is only the preferred embodiment of this creation, and does not limit this creation in any form. Although this creation has been disclosed as above in preferred embodiments, it is not intended to limit this creation. Anyone familiar with the professional technology Personnel, without departing from the scope of this creative technical solution, can use the technical content disclosed above to make slight changes or modification into equivalent embodiments with equivalent changes, but any content that does not deviate from this creative technical solution is based on the creative Any simple modifications, equivalent changes and modifications made to the above embodiments by the technical essence still fall within the scope of the creative technical solution.

11:脈寬控制單元12:驅動器121:輸出單元122:控制單元11: Pulse width control unit 12: Driver 121: Output unit 122: Control unit

圖1係本創作顯示器驅動模組的方塊示意圖。 圖2A及2B係本創作顯示器驅動模組的驅動訊號波形示意圖。 圖3係本創作顯示器驅動模組的驅動訊號波形示意圖。 圖4係本創作顯示器驅動模組的總輸出量對導通輸出時間圖。 圖5A係本創作顯示器驅動模組的驅動訊號波形示意圖。 圖5B係本創作顯示器驅動模組的脈寬控制訊號波形示意圖。 圖6A係本創作顯示器驅動模組的驅動訊號波形示意圖。 圖6B係本創作顯示器驅動模組的脈寬控制訊號波形示意圖。 圖7係本創作顯示器驅動模組的第一較佳實施例的方塊示意圖。 圖8係本創作顯示器驅動模組的第二較佳實施例的電路示意圖。 圖9係本創作顯示器驅動方法的流程示意圖。 圖10係本創作顯示器驅動方法的第一較佳實施例的流程示意圖。 圖11係本創作顯示器驅動方法的第二較佳實施例的流程示意圖。Figure 1 is a block diagram of the creative display drive module. 2A and 2B are schematic diagrams of the driving signal waveforms of the creative display driving module. Figure 3 is a schematic diagram of the driving signal waveform of the creative display driving module. Figure 4 is a diagram of the total output of the display drive module of the present invention versus the turn-on output time. FIG. 5A is a schematic diagram of the driving signal waveform of the display driving module of the present invention. Figure 5B is a schematic diagram of the pulse width control signal waveform of the creative display drive module. FIG. 6A is a schematic diagram of the driving signal waveform of the driving module of the creative display. Figure 6B is a schematic diagram of the pulse width control signal waveform of the creative display drive module. FIG. 7 is a block diagram of the first preferred embodiment of the creative display driving module. FIG. 8 is a schematic circuit diagram of the second preferred embodiment of the creative display driving module. Fig. 9 is a schematic flowchart of the driving method of the creative display. FIG. 10 is a schematic flowchart of the first preferred embodiment of the driving method of the creative display. FIG. 11 is a schematic flowchart of the second preferred embodiment of the driving method of the creative display.

11:脈寬控制單元 11: Pulse width control unit

12:驅動器 12: Drive

Claims (9)

一種顯示器驅動模組,其特徵在於,包含:一脈寬控制單元,接收一脈寬資訊並據以產生一脈寬控制訊號;一驅動器,電連接該脈寬控制單元以接收該脈寬控制訊號,且接收一訊號斜率資訊;該驅動器根據該脈寬控制訊號及該訊號斜率資訊產生一驅動訊號;其中,該驅動器根據脈寬控制訊號及訊號斜率資訊控制該驅動訊號的導通時間;該驅動訊號在該導通時間中包含一訊號上升區間及一訊號下降區間,該驅動器根據該脈寬控制訊號控制該訊號上升區間及該訊號下降區間的起始時間;該驅動訊號在該導通時間中包含一訊號上升區間及一訊號下降區間,該驅動器根據該訊號斜率資訊控制該驅動訊號在該訊號上升區間中的訊號上升速率;該驅動器根據一設定電流或電壓確認一輸出目標值;該訊號上升區間的長度小於該驅動訊號以該上升速率上升至輸出目標值所需之時間,該驅動訊號未達到該輸出目標值; A display driving module, characterized by comprising: a pulse width control unit, which receives a pulse width information and generates a pulse width control signal accordingly; a driver, which is electrically connected to the pulse width control unit to receive the pulse width control signal , And receives a signal slope information; the driver generates a driving signal according to the pulse width control signal and the signal slope information; wherein, the driver controls the on-time of the driving signal according to the pulse width control signal and the signal slope information; the driving signal The on-time includes a signal rising interval and a signal falling interval. The driver controls the starting time of the signal rising interval and the signal falling interval according to the pulse width control signal; the driving signal includes a signal in the on-time A rising interval and a signal falling interval, the driver controls the signal rising rate of the drive signal in the signal rising interval according to the signal slope information; the driver confirms an output target value according to a set current or voltage; the length of the signal rising interval Less than the time required for the driving signal to rise to the output target value at the rising rate, the driving signal does not reach the output target value; 根據請求項1所述的顯示器驅動模組,其特徵在於,該驅動器根據該訊號斜率資訊控制該驅動訊號在該訊號下降區間中的訊號下降速率。 The display driving module according to claim 1, wherein the driver controls the signal drop rate of the driving signal in the signal drop interval according to the signal slope information. 根據請求項1所述的顯示器驅動模組,其特徵在於,該驅動器包含:一輸出單元,具有一輸入端、一輸出端及一控制端; 一控制單元,電連接該脈寬控制單元以接收該脈寬控制訊號,且電連接該輸出單元的輸入端;其中,該控制單元提供一輸入電壓或電流至該輸出單元的輸入端,且該控制單元根據該脈寬控制訊號及該訊號斜率資訊產生一導通控制訊號並輸出至該輸出單元的控制端,以控制該輸出單元的導通程度。 The display driving module according to claim 1, wherein the driver comprises: an output unit having an input terminal, an output terminal and a control terminal; A control unit, electrically connected to the pulse width control unit to receive the pulse width control signal, and electrically connected to the input end of the output unit; wherein the control unit provides an input voltage or current to the input end of the output unit, and The control unit generates a conduction control signal according to the pulse width control signal and the signal slope information and outputs it to the control terminal of the output unit to control the conduction degree of the output unit. 根據請求項1所述的顯示器驅動模組,其特徵在於,該輸出單元係一金屬氧化物半導體場效電晶體,具有一源極、一閘極及一漏極,其中該源極係該輸入端,該閘極係該控制端,該漏極係該輸出端。 The display driving module according to claim 1, wherein the output unit is a metal oxide semiconductor field effect transistor, having a source, a gate and a drain, wherein the source is the input Terminal, the gate is the control terminal, and the drain is the output terminal. 一種顯示器驅動方法,其特徵在於,包含以下步驟:接收一脈寬資訊,產生一脈寬控制訊號;接收一訊號斜率資訊;根據該脈寬控制訊號及該訊號斜率資訊,產生一驅動訊號,且根據該脈寬控制訊號及訊號斜率資訊控制該驅動訊號的導通時間;根據該脈寬控制訊號控制該驅動訊號在該導通時間中的該訊號上升區間及該訊號下降區間的起始時間;根據該訊號斜率資訊控制該驅動訊號在該導通時間中的一訊號上升區間中的訊號上升速率;設定一輸出目標值;調變該脈寬控制訊號或訊號斜率資訊,使該訊號上升區間的長度小於該驅動訊號以該上升速率上升至輸出目標值所需之時間,該驅動訊號未達到該輸出目標值。 A display driving method, characterized by comprising the following steps: receiving a pulse width information to generate a pulse width control signal; receiving a signal slope information; generating a driving signal according to the pulse width control signal and the signal slope information, and Control the on-time of the driving signal according to the pulse width control signal and the signal slope information; control the start time of the signal rising interval and the signal falling interval of the driving signal in the on-time according to the pulse width control signal; The signal slope information controls the signal rising rate of the driving signal in a signal rising interval in the on-time; setting an output target value; modulating the pulse width control signal or signal slope information so that the length of the signal rising interval is less than the The time required for the drive signal to rise to the output target value at the rising rate, and the drive signal does not reach the output target value. 根據請求項5所述的顯示器驅動方法,其特徵在於,進一步包含以下步驟:根據該訊號斜率資訊控制該驅動訊號在該導通時間中的一訊號下降區間中的訊號下降速率。 The display driving method according to claim 5, further comprising the step of: controlling the signal drop rate of the driving signal in a signal drop interval of the on-time according to the signal slope information. 根據請求項5所述的顯示器驅動方法,其特徵在於,進一步包含以下步驟:設定一輸出目標值;根據該脈寬控制訊號控制該驅動訊號進入該訊號上升區間;當該驅動訊號在該訊號上升區間中以該訊號上升速率上升達到該輸出目標值,維持該驅動訊號在該輸出目標值;根據該脈寬控制訊號控制該驅動訊號進入該訊號下降區間。 The display driving method according to claim 5, further comprising the following steps: setting an output target value; controlling the driving signal to enter the signal rising interval according to the pulse width control signal; when the driving signal is rising during the signal In the interval, the signal rising rate is increased to reach the output target value, and the driving signal is maintained at the output target value; the driving signal is controlled to enter the signal falling interval according to the pulse width control signal. 根據請求項1所述的顯示器驅動模組,其特徵在於,該訊號斜率資訊為一二進制碼、或電壓訊號或電流訊號。 The display driving module according to claim 1, wherein the signal slope information is a binary code, or a voltage signal or a current signal. 根據請求項5所述的顯示器驅動方法,其特徵在於,該訊號斜率資訊為一二進制碼、或電壓訊號或電流訊號。 The display driving method according to claim 5, wherein the signal slope information is a binary code, or a voltage signal or a current signal.
TW108102100A 2019-01-18 2019-01-18 Display driving module and driving method TWI716805B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW108102100A TWI716805B (en) 2019-01-18 2019-01-18 Display driving module and driving method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108102100A TWI716805B (en) 2019-01-18 2019-01-18 Display driving module and driving method

Publications (2)

Publication Number Publication Date
TW202029152A TW202029152A (en) 2020-08-01
TWI716805B true TWI716805B (en) 2021-01-21

Family

ID=73002676

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108102100A TWI716805B (en) 2019-01-18 2019-01-18 Display driving module and driving method

Country Status (1)

Country Link
TW (1) TWI716805B (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101908311A (en) * 2009-06-08 2010-12-08 佳能株式会社 Control method for image display apparatus

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101908311A (en) * 2009-06-08 2010-12-08 佳能株式会社 Control method for image display apparatus

Also Published As

Publication number Publication date
TW202029152A (en) 2020-08-01

Similar Documents

Publication Publication Date Title
KR101133497B1 (en) LED driving circuit for back light and driving method thereof and back light driving apparatus
US8988010B2 (en) LED driving device and lighting device
TWI418239B (en) Light emitting diode driving circuit, dimmer and method thereof
KR20020066216A (en) Led drive circuit
EP3021312B1 (en) Display device and drive method for backlight
JP2013122846A (en) Lighting device
JP2012511182A (en) Built-in display power management
JP6309101B2 (en) Backlight driving circuit, liquid crystal display device, and driving method
US10043437B2 (en) Display device and method for driving backlight thereof
KR102622612B1 (en) Image data processing apparatus and display device for reducing power consumption of backlight
CN111445843B (en) Display driving module and driving method
CN111028790A (en) Backlight adjusting circuit, adjusting method and liquid crystal display device
CN113487997A (en) Pixel circuit, driving method thereof and display device
CN110570821A (en) OLED optical compensation method, compensation device and display driving chip
TWI716805B (en) Display driving module and driving method
JP2002056996A (en) Liquid crystal back light control method
CN110728956B (en) Dimming circuit, control method and display device
KR20190032689A (en) Backlight unit capable of controlling brightness and display apparatus having the same
KR20130135487A (en) Method of driving light-source, light-source apparatus for performing the method and display apparatus having the light-source apparatus
CN210112328U (en) Mu LED current mode pixel driving circuit system
CN210110305U (en) Mu LED pixel driving circuit system
KR102103798B1 (en) Method of driving light-source, light-source apparatus for performing the method and display apparatus having the light-source apparatus
CN219268124U (en) Novel laser light source driving device
TWI840983B (en) High resolution dimmer circuit
US11792900B2 (en) High resolution dimmer circuit