TWI702741B - Wafer level chip scale ultrasonic sensor module and manufacation method thereof - Google Patents

Wafer level chip scale ultrasonic sensor module and manufacation method thereof Download PDF

Info

Publication number
TWI702741B
TWI702741B TW107142565A TW107142565A TWI702741B TW I702741 B TWI702741 B TW I702741B TW 107142565 A TW107142565 A TW 107142565A TW 107142565 A TW107142565 A TW 107142565A TW I702741 B TWI702741 B TW I702741B
Authority
TW
Taiwan
Prior art keywords
layer
substrate
electrode
ultrasonic
groove
Prior art date
Application number
TW107142565A
Other languages
Chinese (zh)
Other versions
TW202021166A (en
Inventor
金玉豐
馬盛林
趙前程
邱奕翔
劉歡
李宏斌
龔丹
Original Assignee
茂丞科技股份有限公司
北京大學深圳研究生院
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 茂丞科技股份有限公司, 北京大學深圳研究生院 filed Critical 茂丞科技股份有限公司
Priority to TW107142565A priority Critical patent/TWI702741B/en
Publication of TW202021166A publication Critical patent/TW202021166A/en
Application granted granted Critical
Publication of TWI702741B publication Critical patent/TWI702741B/en

Links

Images

Abstract

A wafer level chip scale ultrasonic sensor module includes a substrate, a complex layer and a base layer. The substrate has a through groove that communicates with the upper surface of the substrate and the lower surface of the substrate. The complex layer is on the substrate. The complex layer includes an ultrasonic sensor member and a protective layer. The ultrasonic sensor is on upper surface of the substrate and the through groove exposes the lower surface of the substrate. The protective layer covers the upper surface of the ultrasonic sensor member and a portion of the substrate. The complex layer has a trench that communicates with the upper surface of the protective layer, the lower surface of the protective layer, and the through groove. The trench surrounds a part of the ultrasonic sensor member and the ultrasonic sensor member corresponds to the through groove. The base layer is located on the lower surface of the substrate and covers the through groove so that a space is formed between the through groove, the lower surface of the ultrasonic sensor member and the upper surface of the base layer. The space communicates with the groove.

Description

具懸浮結構的晶圓級超聲波晶片模組及其製造方法Wafer-level ultrasonic chip module with suspension structure and manufacturing method thereof

一種超聲波傳遞的技術,特別是指一種晶圓級超聲波晶片模組及其製造方法。 An ultrasonic transmission technology, especially a wafer-level ultrasonic chip module and its manufacturing method.

隨著科技的發展,行動電話、個人筆記型電腦或平板等智慧型電子裝置已經成為了生活中必備之工具,大眾已習慣將重要資訊或是個人資料儲存於智慧型電子裝置內部,而這些智慧型電子裝置的功能或應用程式也越往個人化的方向來發展。為避免重要資訊遭到遺失或是盜用等情況,如今智慧型電子裝置已廣泛地採用於指紋辨識來識別其使用者。 With the development of technology, smart electronic devices such as mobile phones, personal laptops or tablets have become essential tools in life. The public has become accustomed to storing important information or personal data in smart electronic devices. The functions or applications of electronic devices are also developing in a more personalized direction. In order to avoid the loss or misappropriation of important information, smart electronic devices are now widely used in fingerprint recognition to identify their users.

目前已見將超聲波指紋識別技術應用於智慧型電子裝置。一般而言,使用超聲波模組整合於智慧型電子裝置時,係透過將手指接觸超聲波模組的上蓋或是智慧型電子裝置的螢幕保護層,而超聲波模組發送超聲波訊號至手指並且接收被指紋的波峰波谷反射回來的超聲波訊號的強弱而能夠辨識指紋。然而,超聲波模組的超聲波訊號可以藉由介質而傳遞至非與手指接觸的區域,如此將使得超聲波模組所接收的反射超聲波訊號不一定是被手指反射,故較不易辨識指紋。 It has been seen that ultrasonic fingerprint recognition technology has been applied to smart electronic devices. Generally speaking, when using an ultrasonic module to integrate into a smart electronic device, the ultrasonic module sends an ultrasonic signal to the finger and receives the fingerprint by touching the upper cover of the ultrasonic module or the screen protection layer of the smart electronic device. The strength of the ultrasonic signal reflected from the peaks and valleys of the waves can identify fingerprints. However, the ultrasonic signal of the ultrasonic module can be transmitted to the area not in contact with the finger through the medium, so that the reflected ultrasonic signal received by the ultrasonic module is not necessarily reflected by the finger, so it is not easy to recognize the fingerprint.

本發明一實施例提出一種具懸浮結構的晶圓級超聲波晶片 模組,包含基板、複合層、以及底材。基板具有貫通槽,貫通槽連通基板的上表面及基板的下表面。複合層位於基板上。複合層包括超聲波體及保護層。超聲波體位於基板的上表面且貫通槽暴露出超聲波體的下表面。保護層覆蓋超聲波體及部分的基板的上表面。複合層具有溝槽,溝槽連通保護層的上表面、保護層的下表面及貫通槽,且溝槽圍繞超聲波體周圍的一部分且超聲波體對應於貫通槽。底材位於基板的下表面且覆蓋貫通槽,以使貫通槽、超聲波體的下表面與底材的一上表面之間形成空間,空間連通溝槽。 An embodiment of the present invention provides a wafer-level ultrasonic wafer with a suspension structure The module includes a substrate, a composite layer, and a substrate. The substrate has a through groove, and the through groove communicates with the upper surface of the substrate and the lower surface of the substrate. The composite layer is located on the substrate. The composite layer includes an ultrasonic body and a protective layer. The ultrasonic body is located on the upper surface of the substrate and the through groove exposes the lower surface of the ultrasonic body. The protective layer covers the ultrasonic body and part of the upper surface of the substrate. The composite layer has a groove, which connects the upper surface of the protective layer, the lower surface of the protective layer, and the through groove, and the groove surrounds a part of the ultrasonic body and the ultrasonic body corresponds to the through groove. The substrate is located on the lower surface of the substrate and covers the through groove, so that a space is formed between the through groove, the lower surface of the ultrasonic body and an upper surface of the substrate, and the space communicates with the groove.

本發明提出一種晶圓級超聲波晶片模組的製造方法,包含形成超聲波體於基板上、形成第一保護材料層於超聲波體的上表面及基板的上表面、圖案化第一保護材料層以形成第一保護層、形成導電材料層於第一保護層的上表面、二線路預定區及移除結構預定區以形成線路層、二電極線路及移除結構、形成第二保護層於該線路層、二電極線路及移除結構之上、由第二保護層的對應移除結構的上表面去除部分的第二保護層、移除結構以及部分的基板、由基板的下表面往基板的上表面去除對應超聲波體的部分基板以暴露出超聲波體的下表面以及形成底材於基板的下表面。於此一實施例中,超聲波體包括依序堆疊於基板上的第一壓電層、第一電極、第二壓電層及第二電極,其中第二壓電層及第二電極未覆蓋出第一電極的部分上表面。其中第一保護層具有二線路預定區及移除結構預定區,其中二線路預定區分別暴露出第一電極的部分上表面以及第二電極的部分上表面,移除結構預定區圍繞超聲波體周圍的一部分且暴露出基板的部分上表面。 The present invention provides a method for manufacturing a wafer-level ultrasonic chip module, which includes forming an ultrasonic body on a substrate, forming a first protective material layer on the upper surface of the ultrasonic body and the upper surface of the substrate, and patterning the first protective material layer to form The first protective layer, the conductive material layer is formed on the upper surface of the first protective layer, the two circuit predetermined areas and the removal structure predetermined areas to form the circuit layer, the second electrode circuit and the removal structure, and the second protective layer is formed on the circuit layer , On the two electrode lines and the removal structure, from the upper surface of the second protection layer corresponding to the removal structure to remove part of the second protection layer, remove the structure and part of the substrate, from the lower surface of the substrate to the upper surface of the substrate A part of the substrate corresponding to the ultrasonic body is removed to expose the lower surface of the ultrasonic body and form a substrate on the lower surface of the substrate. In this embodiment, the ultrasonic body includes a first piezoelectric layer, a first electrode, a second piezoelectric layer, and a second electrode stacked in sequence on a substrate, wherein the second piezoelectric layer and the second electrode are not covered Part of the upper surface of the first electrode. The first protective layer has two predetermined areas for the circuit and a predetermined area for the removal structure, wherein the two predetermined areas for the circuit respectively expose part of the upper surface of the first electrode and part of the upper surface of the second electrode, and the predetermined area of the removal structure surrounds the ultrasonic body Part of and exposes part of the upper surface of the substrate.

綜上所述,本發明一實施例提供晶圓級超聲波晶片模組及其製造方法,其透過在超聲波體周圍的一部分形成溝槽且於超聲波體的下方形成空間,且此空間與溝槽連通以形成一整體空隙。依此,藉由此整體空隙的設計來使得朝超聲波體的上表面方向傳遞的超聲波訊號及朝底材的方向傳遞的超聲波訊號的傳遞速度不同,以區別不同方向的超聲波訊號。藉由濾除朝底材的方向傳遞的超聲波訊號,即可透過接收超聲波體的上表面方向傳遞的超聲波訊號來辨識位於保護層上的手指指紋,透過避免接收第二超聲波訊號而影響辨識指紋圖案,進而提升指紋辨識的準確度。本發明另一實施例係藉由於保護層的開口設置傳導材料,由於超聲波訊號可以藉由傳導材料更佳地傳遞至手指,因此更可以區別不同方向的超聲波訊號,因此,更能夠達到提升指紋辨識的準確度。 In summary, an embodiment of the present invention provides a wafer-level ultrasonic chip module and a manufacturing method thereof, which form a groove around a part of the ultrasonic body and form a space under the ultrasonic body, and the space is connected to the groove To form an overall gap. Accordingly, through the design of the overall gap, the transmission speeds of the ultrasonic signal transmitted toward the upper surface of the ultrasonic body and the ultrasonic signal transmitted toward the substrate are different, so as to distinguish the ultrasonic signals from different directions. By filtering out the ultrasonic signal transmitted in the direction of the substrate, the fingerprint of the finger on the protective layer can be recognized by receiving the ultrasonic signal transmitted in the direction of the upper surface of the ultrasonic body, and the fingerprint pattern can be recognized by avoiding receiving the second ultrasonic signal. , Thereby improving the accuracy of fingerprint recognition. Another embodiment of the present invention is that the opening of the protective layer is provided with a conductive material. Since the ultrasonic signal can be better transmitted to the finger through the conductive material, the ultrasonic signal in different directions can be distinguished. Therefore, the fingerprint recognition can be improved. Accuracy.

100、200、200':晶圓級超聲波晶片模組 100, 200, 200': Wafer-level ultrasonic chip module

110:基板 110: substrate

120:複合層 120: composite layer

121:超聲波體 121: Ultrasonic Body

122:保護層 122: protective layer

123:線路層 123: Line layer

124:電極線路 124: Electrode line

1211:第一壓電層 1211: first piezoelectric layer

1211':第一壓電材料層 1211': The first piezoelectric material layer

1212:第一電極 1212: first electrode

1212':第一電極材料層 1212': first electrode material layer

1213:第二壓電層 1213: second piezoelectric layer

1213':第二壓電材料層 1213': second piezoelectric material layer

1214:第二電極 1214: second electrode

1214':第二電極材料層 1214': second electrode material layer

1221:第一保護層 1221: the first protective layer

1222:第二保護層 1222: second protective layer

125:移除結構 125: Remove structure

130:底材 130: Substrate

140:導體層 140: Conductor layer

150:接墊 150: pad

160:傳導材料 160: conductive material

170:另一超聲波元件 170: Another ultrasonic component

A、B:黏膠材料 A, B: viscose material

C:電路佈線 C: circuit wiring

D:載板 D: Carrier board

H1:貫通槽 H1: Through groove

H2:溝槽 H2: groove

H21:上部溝槽 H21: Upper groove

H22:中部溝槽 H22: Middle groove

H23:下部溝槽 H23: Lower groove

H3:空間 H3: Space

H4:開口 H4: opening

V1:線路預定區 V1: Route reservation area

V2:移除結構預定區 V2: Remove structure predetermined area

110a、122a、121a、123a、130a、1212a、1214a、1221a、1222a:上表面 110a, 122a, 121a, 123a, 130a, 1212a, 1214a, 1221a, 1222a: upper surface

110b、121b、122b、130b:下表面 110b, 121b, 122b, 130b: bottom surface

110c、123c:側表面 110c, 123c: side surface

圖1為本發明一實施例的晶圓級超聲波晶片模組的結構示意圖。 FIG. 1 is a schematic structural diagram of a wafer-level ultrasonic chip module according to an embodiment of the invention.

圖2A為本發明另一實施例的晶圓級超聲波晶片模組的結構示意圖。 2A is a schematic structural diagram of a wafer-level ultrasonic chip module according to another embodiment of the invention.

圖2B為本發明又一實施例的晶圓級超聲波晶片模組的結構示意圖。 2B is a schematic structural diagram of a wafer-level ultrasonic chip module according to another embodiment of the present invention.

圖3A至圖3N分別是本發明一實施例的晶圓級超聲波晶片模組的製造方法於各步驟所形成的示意圖。 3A to 3N are schematic diagrams respectively formed in each step of a method for manufacturing a wafer-level ultrasonic chip module according to an embodiment of the present invention.

圖4A至圖4C分別是本發明另一實施例的晶圓級超聲波晶片模組的製造方法於各步驟所形成的示意圖。 4A to 4C are respectively schematic diagrams formed in each step of a method for manufacturing a wafer-level ultrasonic chip module according to another embodiment of the present invention.

圖5為本發明一實施例的晶圓級超聲波晶片模組的俯視示意圖。 FIG. 5 is a schematic top view of a wafer-level ultrasonic chip module according to an embodiment of the invention.

圖1為本發明一實施例的晶圓級超聲波晶片模組的結構示意圖。請參閱圖1,晶圓級超聲波晶片模組100包括基板110、複合層120以及底材130。複合層120位於基板110的上表面110a,底材130結合於基板110的下表面110b。 FIG. 1 is a schematic structural diagram of a wafer-level ultrasonic chip module according to an embodiment of the invention. Please refer to FIG. 1, the wafer-level ultrasonic chip module 100 includes a substrate 110, a composite layer 120 and a substrate 130. The composite layer 120 is located on the upper surface 110 a of the substrate 110, and the substrate 130 is bonded to the lower surface 110 b of the substrate 110.

基板110具有一貫通槽H1,貫通槽H1由基板110的上表面111a貫穿至下表面111b。基板110用以承載複合層120。於一實施態樣中,基板110可以是矽基板、玻璃基板、藍寶石基板、塑膠基板等。 The substrate 110 has a through groove H1, and the through groove H1 penetrates from the upper surface 111a to the lower surface 111b of the substrate 110. The substrate 110 is used to carry the composite layer 120. In one embodiment, the substrate 110 may be a silicon substrate, a glass substrate, a sapphire substrate, a plastic substrate, or the like.

複合層120設置於基板110上。複合層120包括超聲波體121及保護層122。超聲波體121位於基板110的上表面110a,且超聲波體121的至少一部分的下表面121b被貫通槽H1暴露而出。保護層122覆蓋超聲波體121及部分的基板110的上表面110a。複合層120具有溝槽H2,溝槽H2由複合層120的上表面122a貫穿至複合層120的下表面122b,且溝槽H2與貫通槽H1連通。超聲波體121對應於貫通槽H1,且溝槽H2圍繞超聲波體121周圍的一部分,而超聲波體121周圍的另一部分(未被溝槽H2圍繞的部分)與保護層122連接。於此,溝槽H2可以避免超聲波體121的超聲波訊號和其他電子元件(圖未繪示)的訊號相互干擾。超聲波體121對應於貫通槽H1,換言之,超聲波體121位於貫通槽H1上且懸浮連接於保護層122。於基板110的垂直投影方向上超聲波體121的投影與貫通槽H1的投影重疊。於一實施態樣中,保護層122的材料例如是但不限於二氧化矽(PE-SiO2)。 The composite layer 120 is disposed on the substrate 110. The composite layer 120 includes an ultrasonic body 121 and a protective layer 122. The ultrasonic body 121 is located on the upper surface 110a of the substrate 110, and at least a part of the lower surface 121b of the ultrasonic body 121 is exposed by the through groove H1. The protective layer 122 covers the ultrasonic body 121 and part of the upper surface 110 a of the substrate 110. The composite layer 120 has a groove H2. The groove H2 penetrates from the upper surface 122a of the composite layer 120 to the lower surface 122b of the composite layer 120, and the groove H2 communicates with the through groove H1. The ultrasonic body 121 corresponds to the through groove H1, and the groove H2 surrounds a part of the ultrasonic body 121, and the other part (the part not surrounded by the groove H2) around the ultrasonic body 121 is connected to the protective layer 122. Here, the groove H2 can prevent the ultrasonic signal of the ultrasonic body 121 from interfering with the signal of other electronic components (not shown). The ultrasonic body 121 corresponds to the through groove H1. In other words, the ultrasonic body 121 is located on the through groove H1 and is suspended and connected to the protective layer 122. The projection of the ultrasonic body 121 in the vertical projection direction of the substrate 110 overlaps the projection of the through groove H1. In one embodiment, the material of the protective layer 122 is, for example, but not limited to silicon dioxide (PE-SiO 2 ).

底材130位於基板110的下表面110b且覆蓋貫通槽H1,以使貫通槽H1、超聲波體121的下表面121b與底材130的上表面130a之間形成 空間H3,且空間H3連通溝槽H2。於一實施態樣中,底材130可以透過黏膠材料A而設置於基板110的下表面110b。於一實施態樣中,黏膠材料A可以是雙面膠、黏性油墨或黏性塗料等。於此,超聲波體121懸浮地位於空間H3上,使得超聲波體121容易起振。換言之,於底材130的垂直投影方向上超聲波體121的投影與空間H3的投影重疊,且超聲波體121的下表面121b並未與底材130的上表面130a接觸。 The substrate 130 is located on the lower surface 110b of the substrate 110 and covers the through groove H1, so that the through groove H1, the lower surface 121b of the ultrasonic body 121 and the upper surface 130a of the substrate 130 are formed Space H3, and space H3 communicates with groove H2. In one embodiment, the substrate 130 may be disposed on the lower surface 110b of the substrate 110 through the adhesive material A. In one embodiment, the adhesive material A may be double-sided tape, adhesive ink, or adhesive coating. Here, the ultrasonic body 121 is suspended in the space H3, so that the ultrasonic body 121 easily vibrates. In other words, the projection of the ultrasonic body 121 in the vertical projection direction of the substrate 130 overlaps with the projection of the space H3, and the lower surface 121b of the ultrasonic body 121 is not in contact with the upper surface 130a of the substrate 130.

依此,超聲波體121所發出的朝超聲波體121的上表面121a方向傳遞的第一超聲波訊號大致係經由固體介質(保護層122)傳遞;而超聲波體121所發出的朝底材130的方向傳遞的第二超聲波訊號大致係經由氣體介質及/或固體介質(空間H3及/或底材130等)傳遞。也就是說,第一超聲波訊號的傳遞係經由同一種類的介質(固體介質),而第二超聲波訊號的傳遞須經由不同種類的介質(氣體介質及固體介質)。依此,被手指反射後回傳的第一超聲波訊號的速度和經由空間H3的空氣並被底材130反射後回傳的第二超聲波訊號的速度不相同。於此,此整體空隙的設計能夠使得第一超聲波訊號和第二超聲波訊號的傳輸速度不同,進而辨別出並且濾除第二超聲波訊號而僅接收第一超聲波訊號。因此,能夠達到透過第一超聲波訊號來辨識位於保護層122的上表面的手指指紋,並且避免第二超聲波訊號的干擾,進而提升指紋辨識的準確度。此外,由於溝槽H2圍繞超聲波體121周圍的一部分,因此溝槽H2可以避免超聲波體121的超聲波訊號和其他電子元件的訊號相互干擾,進而更佳地提升指紋辨識的準確度。 Accordingly, the first ultrasonic signal transmitted from the ultrasonic body 121 toward the upper surface 121a of the ultrasonic body 121 is generally transmitted through the solid medium (protective layer 122); and the ultrasonic signal transmitted from the ultrasonic body 121 toward the direction of the substrate 130 The second ultrasonic signal is generally transmitted through a gas medium and/or a solid medium (space H3 and/or substrate 130, etc.). In other words, the transmission of the first ultrasonic signal is through the same type of medium (solid medium), while the transmission of the second ultrasonic signal must be through different types of medium (gas medium and solid medium). Accordingly, the speed of the first ultrasonic signal returned after being reflected by the finger is different from the speed of the second ultrasonic signal returned after the air passing through the space H3 is reflected by the substrate 130. Here, the design of the overall gap can make the transmission speed of the first ultrasonic signal and the second ultrasonic signal different, and then identify and filter out the second ultrasonic signal and receive only the first ultrasonic signal. Therefore, the fingerprint of the finger on the upper surface of the protective layer 122 can be recognized through the first ultrasonic signal, and the interference of the second ultrasonic signal can be avoided, thereby improving the accuracy of fingerprint recognition. In addition, since the groove H2 surrounds a part of the periphery of the ultrasonic body 121, the groove H2 can prevent the ultrasonic signal of the ultrasonic body 121 from interfering with the signals of other electronic components, thereby better improving the accuracy of fingerprint recognition.

於另一實施例中,如圖2A所繪示,保護層122具有開口H4, 開口H4由保護層122的上表面122a延伸至超聲波體121的上表面121a,且暴露出部分的超聲波體121的上表面121a。晶圓級超聲波晶片模組200更包括傳導材料160,傳導材料160位於開口H4內且接觸超聲波體121的上表面121a。於一實施態樣中,傳導材料160可以是聚二甲基矽氧烷(polydimethylsiloxane,PDMS)。超聲波訊號可以藉由傳導材料160而更佳地傳遞至手指。依此,超聲波體121所發出的朝超聲波體121的上表面121a方向傳遞的第一超聲波訊號大致係經由固體介質(保護層122及傳導材料160等)傳遞;而超聲波體121所發出的朝底材130的方向傳遞的第二超聲波訊號大致係經由氣體介質及/或固體介質(底材130、空間H3等)傳遞。也就是說,第一超聲波訊號的傳遞係經由同一種類的介質(固體介質),而第二超聲波訊號的傳遞須經由不同種類的介質(氣體介質及固體介質)。由於超聲波訊號可以藉由傳導材料160更佳地傳遞至手指,因此,能夠更辨別出並且濾除第二超聲波訊號而僅接收第一超聲波訊號,因此,更能夠達到提升指紋辨識的準確度。 In another embodiment, as shown in FIG. 2A, the protective layer 122 has an opening H4, The opening H4 extends from the upper surface 122a of the protective layer 122 to the upper surface 121a of the ultrasonic body 121, and exposes a part of the upper surface 121a of the ultrasonic body 121. The wafer-level ultrasonic chip module 200 further includes a conductive material 160 located in the opening H4 and contacting the upper surface 121 a of the ultrasonic body 121. In one embodiment, the conductive material 160 may be polydimethylsiloxane (PDMS). The ultrasonic signal can be better transmitted to the finger through the conductive material 160. Accordingly, the first ultrasonic signal transmitted from the ultrasonic body 121 toward the upper surface 121a of the ultrasonic body 121 is generally transmitted through the solid medium (the protective layer 122 and the conductive material 160, etc.); and the ultrasonic body 121 emits toward the bottom The second ultrasonic signal transmitted in the direction of the material 130 is generally transmitted through a gas medium and/or a solid medium (substrate 130, space H3, etc.). In other words, the transmission of the first ultrasonic signal is through the same type of medium (solid medium), while the transmission of the second ultrasonic signal must be through different types of medium (gas medium and solid medium). Since the ultrasonic signal can be better transmitted to the finger through the conductive material 160, the second ultrasonic signal can be more distinguished and filtered and only the first ultrasonic signal can be received. Therefore, the accuracy of fingerprint recognition can be improved.

於一變化實施例中,如圖2B所繪示,晶圓級超聲波晶片模組200'可以更包括一上蓋270,上蓋270可以覆蓋在晶圓級超聲波晶片模組200'的傳導材料160上以及覆蓋溝槽H2。不過,在又一變化實施例中,晶圓級超聲波晶片模組100也可以更包括上蓋,上蓋可以覆蓋於晶圓級超聲波晶片模組100的溝槽H2(圖未繪示)上。 In a modified embodiment, as shown in FIG. 2B, the wafer-level ultrasonic chip module 200' may further include an upper cover 270, which may cover the conductive material 160 of the wafer-level ultrasonic chip module 200' and Cover trench H2. However, in another modified embodiment, the wafer-level ultrasonic chip module 100 may further include an upper cover, and the upper cover may cover the groove H2 (not shown) of the wafer-level ultrasonic chip module 100.

於一實施例中,如圖1、圖2A及圖2B所繪示,超聲波體121包括第一壓電層1211、第一電極1212、第二壓電層1213及第二電極1214。第一壓電層1211位於基板110上,第一電極1212位於第一壓電層1211上, 第二壓電層1213位於第一電極1212上,且第二電極1214位於第二壓電層1213上。其中,第二壓電層1213及第二電極1214未覆蓋出第一電極1212的部分上表面1212a。也就是說,部分的第一電極1212的上表面1212a暴露於第二壓電層1213及第二電極1214。於一實施態樣中,第一壓電層1211及第二壓電層1213的材料例如是但不限於氮化鋁(AlN)、氧化鋅(ZnO)、鋯鈦酸鉛(PZT)等壓電材料。於一實施態樣中,第一電極1212及第二電極1214的材料例如是但不限於鋁(Al)、鎢(W)、鉬(Mo)、鉑(Pt)、金(Au)等導電材料。 In one embodiment, as shown in FIGS. 1, 2A and 2B, the ultrasonic body 121 includes a first piezoelectric layer 1211, a first electrode 1212, a second piezoelectric layer 1213, and a second electrode 1214. The first piezoelectric layer 1211 is located on the substrate 110, and the first electrode 1212 is located on the first piezoelectric layer 1211, The second piezoelectric layer 1213 is located on the first electrode 1212, and the second electrode 1214 is located on the second piezoelectric layer 1213. Wherein, the second piezoelectric layer 1213 and the second electrode 1214 do not cover part of the upper surface 1212a of the first electrode 1212. In other words, part of the upper surface 1212 a of the first electrode 1212 is exposed to the second piezoelectric layer 1213 and the second electrode 1214. In one embodiment, the materials of the first piezoelectric layer 1211 and the second piezoelectric layer 1213 are, for example, but not limited to, aluminum nitride (AlN), zinc oxide (ZnO), lead zirconate titanate (PZT), etc. material. In one embodiment, the materials of the first electrode 1212 and the second electrode 1214 are, for example, but not limited to, conductive materials such as aluminum (Al), tungsten (W), molybdenum (Mo), platinum (Pt), gold (Au), etc. .

於一實施例中,如圖1、圖2A及圖2B所繪示,複合層120更包括線路層123及二電極線路124。保護層122包覆線路層123且暴露出線路層123的側表面(如圖1所繪示),於此線路層123可以與外界電路電性連接。此二電極線路124分別位於第一電極1212的部分上表面1212a以及第二電極1214的部分上表面1214a,且此二電極線路124被保護層122包覆。於一實施態樣中,此二電極線路124可以視整體電性連接需求而與至少部分的線路層123電性連接,於此,線路層123可以將二電極線路124及超聲波體121的電訊號傳遞至外界。於一實施態樣中,線路層可以為超聲波體121及/或其他電子元件之間電性連接的線路,例如是電路佈線、以及導電接墊等。於另一實施態樣中,線路層123可以為其他電子元件。於一實施態樣中,線路層123及二電極線路124的材料可以為鋁化銅(AlCu)。 In one embodiment, as shown in FIGS. 1, 2A, and 2B, the composite layer 120 further includes a circuit layer 123 and a two-electrode circuit 124. The protective layer 122 covers the circuit layer 123 and exposes the side surface of the circuit layer 123 (as shown in FIG. 1), where the circuit layer 123 can be electrically connected to an external circuit. The two electrode lines 124 are respectively located on part of the upper surface 1212 a of the first electrode 1212 and part of the upper surface 1214 a of the second electrode 1214, and the two electrode lines 124 are covered by the protective layer 122. In one embodiment, the two-electrode circuit 124 can be electrically connected to at least part of the circuit layer 123 according to the overall electrical connection requirements. Here, the circuit layer 123 can connect the electrical signals of the two-electrode circuit 124 and the ultrasonic body 121 Pass to the outside world. In one embodiment, the circuit layer may be a circuit electrically connected between the ultrasonic body 121 and/or other electronic components, such as circuit wiring, conductive pads, and the like. In another embodiment, the circuit layer 123 may be other electronic components. In one embodiment, the material of the circuit layer 123 and the two-electrode circuit 124 may be aluminum copper (AlCu).

於一實施例中,如圖1、圖2A及圖2B所繪示,晶圓級超聲波晶片模組100包括導體層140及至少一接墊150。導體層140位於線路層123的側表面123c。於一實施態樣中,導體層140更可以位於線路層123的側 表面123c且延伸至底材130的下表面130b,且導體層140電性連接暴露於保護層122的線路層123的側表面123c。接墊150位於導體層140上。於此,線路層123可藉由導體層140而與接墊150電性連接,進而使得元件(例如超聲波體121及/或其他電子元件)可與外界電路電性連接。於一實施態樣中,接墊150可以為錫球或是凸塊。 In one embodiment, as shown in FIGS. 1, 2A, and 2B, the wafer-level ultrasonic chip module 100 includes a conductor layer 140 and at least one pad 150. The conductor layer 140 is located on the side surface 123 c of the circuit layer 123. In one embodiment, the conductive layer 140 may be further located on the side of the circuit layer 123 The surface 123c extends to the lower surface 130b of the substrate 130, and the conductor layer 140 is electrically connected to the side surface 123c of the circuit layer 123 exposed to the protective layer 122. The pad 150 is located on the conductive layer 140. Here, the circuit layer 123 can be electrically connected to the pad 150 through the conductor layer 140, so that the components (such as the ultrasonic body 121 and/or other electronic components) can be electrically connected to external circuits. In one embodiment, the pad 150 may be a solder ball or a bump.

圖3A至圖3N分別是本發明一實施例的晶圓級超聲波晶片模組的製造方法於各步驟所形成的示意圖。請依序配合參照圖3A至圖3N。 3A to 3N are schematic diagrams respectively formed in each step of a method for manufacturing a wafer-level ultrasonic chip module according to an embodiment of the present invention. Please refer to Figure 3A to Figure 3N in order.

首先,如圖3A及圖3B所繪示,形成超聲波體121於基板110的上表面110a,其中超聲波體121包括第一電極1212與未和第一電極1212連接的第二電極1214。詳細來說,如圖3A所繪示,可透過蒸鍍法(Evaporation)、化學氣相沈積法(Chemical vapor deposition,CVD)或濺鍍法(sputtering)等方法於基板110上依序沉積壓電材料以形成第一壓電材料層1211'、沉積第一電極材料以形成第一電極材料層1212'、沉積壓電材料以形成第二壓電材料層1213'、沉積第二電極材料以形成第二電極材料層1214'。接著,如圖3B所繪示,可透過濕蝕刻及乾蝕刻製程去除部分的第二電極材料層1214'及第二壓電材料層1213'以形成第二電極1214及第二壓電層1213。可透過濕蝕刻及乾蝕刻製程去除部分的第一電極材料層1212'及第一壓電材料層1211'以形成第一電極1212及第一壓電層1211。其中,使第二壓電層1213及第二電極1214暴露出第一電極1212的部分上表面1212a。於此,超聲波體121包括依序堆疊於基板110上的第一壓電層1211、第一電極1212、第二壓電層1213及第二電極1214。其中,第二壓電層1213及第二電極1214未覆蓋出第一電極1212的部分上表面 1212a。 First, as shown in FIGS. 3A and 3B, an ultrasonic body 121 is formed on the upper surface 110 a of the substrate 110, wherein the ultrasonic body 121 includes a first electrode 1212 and a second electrode 1214 that is not connected to the first electrode 1212. In detail, as shown in FIG. 3A, the piezoelectric layer can be sequentially deposited on the substrate 110 through methods such as evaporation, chemical vapor deposition (CVD), or sputtering. Material to form a first piezoelectric material layer 1211', deposit a first electrode material to form a first electrode material layer 1212', deposit a piezoelectric material to form a second piezoelectric material layer 1213', deposit a second electrode material to form a first Two electrode material layer 1214'. Then, as shown in FIG. 3B, part of the second electrode material layer 1214' and the second piezoelectric material layer 1213' can be removed through wet etching and dry etching processes to form the second electrode 1214 and the second piezoelectric layer 1213. Part of the first electrode material layer 1212 ′ and the first piezoelectric material layer 1211 ′ can be removed through wet etching and dry etching processes to form the first electrode 1212 and the first piezoelectric layer 1211. Wherein, the second piezoelectric layer 1213 and the second electrode 1214 expose part of the upper surface 1212a of the first electrode 1212. Here, the ultrasonic body 121 includes a first piezoelectric layer 1211, a first electrode 1212, a second piezoelectric layer 1213, and a second electrode 1214 that are sequentially stacked on the substrate 110. Wherein, the second piezoelectric layer 1213 and the second electrode 1214 do not cover part of the upper surface of the first electrode 1212 1212a.

接著,經由噴塗(spray)或濺鍍法等方法形成整層的第一保護材料層(圖未繪示)於超聲波體121的上表面121a及基板110的上表面110a。而後,如圖3C所繪示,經由乾蝕刻(dry etching)製程來圖案化第一保護材料層以形成第一保護層1221。其中,第一保護層1221具有二個線路預定區V1及一移除結構預定區V2。此二線路預定區V1分別對應且暴露出第一電極1212的部分上表面1212a以及第二電極1214的部分上表面1214a。移除結構預定區V2圍繞超聲波體121周圍的一部分且暴露出基板110的部分上表面110a。於一實施態樣中,第一保護層1221的材料例如是但不限於二氧化矽(PE-SiO2)。 Next, a whole first protective material layer (not shown) is formed on the upper surface 121a of the ultrasonic body 121 and the upper surface 110a of the substrate 110 through methods such as spraying or sputtering. Then, as shown in FIG. 3C, the first protective material layer is patterned through a dry etching process to form the first protective layer 1221. Wherein, the first protection layer 1221 has two circuit predetermined regions V1 and a removal structure predetermined region V2. The two circuit predetermined regions V1 respectively correspond to and expose part of the upper surface 1212a of the first electrode 1212 and part of the upper surface 1214a of the second electrode 1214. The removal structure predetermined area V2 surrounds a part of the ultrasonic body 121 and exposes a part of the upper surface 110a of the substrate 110. In one embodiment, the material of the first protection layer 1221 is, for example, but not limited to, silicon dioxide (PE-SiO 2 ).

如圖3D所繪示,透過蒸鍍法、化學氣相沈積法或濺鍍法等方法於基板110上形成導電材料層於第一保護層1221的上表面1221a、二線路預定區V1及移除結構預定區V2,以形成線路層123、二電極線路124及移除結構125。於此步驟之一實施態樣中,可以透過沉積導電材料並經蝕刻製程(例如是濕蝕刻wet etching)而形成線路層123、二電極線路124及移除結構125。於一實施態樣中,線路層123、二電極線路124及移除結構125的材料可以為鋁化銅(AlCu)。 As shown in FIG. 3D, a conductive material layer is formed on the upper surface 1221a of the first protection layer 1221, and the second circuit predetermined area V1 is removed on the substrate 110 by evaporation, chemical vapor deposition, or sputtering. The predetermined region V2 is structured to form the circuit layer 123, the two-electrode circuit 124 and the removal structure 125. In an implementation aspect of this step, the circuit layer 123, the second electrode circuit 124, and the removal structure 125 can be formed by depositing conductive materials and performing an etching process (for example, wet etching). In one embodiment, the material of the circuit layer 123, the two-electrode circuit 124, and the removal structure 125 may be aluminum copper (AlCu).

如圖3E所繪示,經由噴塗或濺鍍法等方法形成一第二保護層1222於線路層123、二電極線路124及移除結構125之上。於一實施態樣中,第二保護層1222的材料可以與第一保護層的材料相同,以形成保護層122。於一實施態樣中,第二保護層1222的材料例如是但不限於二氧化矽(PE-SiO2)。 As shown in FIG. 3E, a second protective layer 1222 is formed on the circuit layer 123, the second electrode circuit 124 and the removal structure 125 by spraying or sputtering. In one embodiment, the material of the second protection layer 1222 may be the same as the material of the first protection layer to form the protection layer 122. In one embodiment, the material of the second protection layer 1222 is, for example, but not limited to, silicon dioxide (PE-SiO 2 ).

如圖3F所繪示,研磨基板110的下表面110b以薄化基板110的厚度。此步驟係為選擇性的步驟。 As shown in FIG. 3F, the lower surface 110b of the substrate 110 is polished to thin the thickness of the substrate 110. This step is optional.

接下來,由第二保護層1222的對應移除結構125的上表面1222a(亦即,保護層122的上表面122a)去除部分的第二保護層1222、移除結構125以及部分的基板110。以下詳細敘述,請參閱圖3G至圖3I。 Next, a part of the second protection layer 1222, the removal structure 125 and a part of the substrate 110 are removed from the upper surface 1222a of the second protection layer 1222 corresponding to the removal structure 125 (that is, the upper surface 122a of the protection layer 122). For the following detailed description, please refer to Figure 3G to Figure 3I.

如圖3G所繪示,經由乾蝕刻於第二保護層1222的對應移除結構125的上表面1222a(亦即,保護層122的上表面122a)去除部分的第二保護層1222,以形成上部溝槽H21。其中,上部溝槽H21係由第二保護層1222的上表面1222a延伸至移除結構125的頂端,且上部溝槽H21暴露出移除結構125。 As shown in FIG. 3G, a portion of the second protective layer 1222 is removed by dry etching on the upper surface 1222a of the second protective layer 1222 corresponding to the removal structure 125 (that is, the upper surface 122a of the protective layer 122) to form an upper portion Groove H21. The upper trench H21 extends from the upper surface 1222 a of the second protection layer 1222 to the top of the removal structure 125, and the upper trench H21 exposes the removal structure 125.

如圖3H所繪示,經由濕蝕刻由上部溝槽H21去除移除結構125,以形成中部溝槽H22。其中,中部溝槽H22連通上部溝槽H21且延伸至基板110的上表面110a,並暴露基板110的上表面110a。 As shown in FIG. 3H, the removal structure 125 is removed from the upper trench H21 by wet etching to form the middle trench H22. Wherein, the middle trench H22 communicates with the upper trench H21 and extends to the upper surface 110a of the substrate 110 and exposes the upper surface 110a of the substrate 110.

如圖3I所繪示,經由乾蝕刻於由中部溝槽H22內去除部分的基板110,以形成連通中部溝槽H22的下部溝槽H23。其中,下部溝槽H23並未貫穿基板110。 As shown in FIG. 3I, a portion of the substrate 110 removed from the middle trench H22 is dry-etched to form a lower trench H23 connected to the middle trench H22. Among them, the lower trench H23 does not penetrate the substrate 110.

如圖3J所繪示,藉由研磨或是乾蝕刻由基板110的下表面110b往基板110的上表面110a去除對應超聲波體121的部分基板110以暴露出超聲波體121的下表面121b,以形成貫通槽H1。詳細而言,由於形成下部溝槽H23係能使得對應下位溝槽H23處的基板110的厚度較薄(如圖3J所繪示),因此,於本步驟中,當由基板110的下表面110b往基板110的上表面110a去除對應超聲波體121的部分基板110時,對應下部溝槽H23處的 部分基板110會先被蝕刻而於基板110的下表面110b形成開孔。於此,可以以開孔作為由基板110的下表面110b去除對應超聲波體121的部分基板110的基準繼續進行研磨或蝕刻直至暴露出超聲波體121的下表面121b。 As shown in FIG. 3J, a portion of the substrate 110 corresponding to the ultrasonic body 121 is removed from the lower surface 110b of the substrate 110 to the upper surface 110a of the substrate 110 by grinding or dry etching to expose the lower surface 121b of the ultrasonic body 121 to form Through groove H1. In detail, since the formation of the lower trench H23 can make the thickness of the substrate 110 corresponding to the lower trench H23 thinner (as shown in FIG. 3J), therefore, in this step, the lower surface 110b of the substrate 110 When part of the substrate 110 corresponding to the ultrasonic body 121 is removed from the upper surface 110a of the substrate 110, the portion corresponding to the lower groove H23 Part of the substrate 110 is first etched to form openings on the lower surface 110b of the substrate 110. Here, the opening may be used as a reference for removing a part of the substrate 110 corresponding to the ultrasonic body 121 from the lower surface 110 b of the substrate 110 and continue to perform grinding or etching until the lower surface 121 b of the ultrasonic body 121 is exposed.

如圖3K所繪示,形成底材130於基板110的下表面110b,以使超聲波體121的下表面121b與底材130的上表面130a之間形成空間H3。於一實施態樣中,可以透過黏膠材料A而將底材130黏置於基板110的下表面110b。於一實施態樣中,黏膠材料A可以是雙面膠、黏性油墨或黏性塗料等。 As shown in FIG. 3K, a substrate 130 is formed on the lower surface 110b of the substrate 110, so that a space H3 is formed between the lower surface 121b of the ultrasonic body 121 and the upper surface 130a of the substrate 130. In one embodiment, the substrate 130 can be adhered to the lower surface 110b of the substrate 110 through the adhesive material A. In one embodiment, the adhesive material A may be double-sided tape, adhesive ink, or adhesive coating.

如圖3L所繪示,切割線路層123及基板110,暴露出線路層123的側表面123c及基板110的側表面110c。 As shown in FIG. 3L, the circuit layer 123 and the substrate 110 are cut to expose the side surface 123c of the circuit layer 123 and the side surface 110c of the substrate 110.

如圖3M所繪示,透過濺鍍(Sputter)、噴鍍(spray)或是塗布等方式形成導體層140於線路層123的側表面123c。於一實施態樣中,更可以形成導體層140於線路層123的側表面123c至底材130的下表面130b。導體層140電性連接暴露於保護層122的線路層123的側表面123c。 As shown in FIG. 3M, the conductor layer 140 is formed on the side surface 123c of the circuit layer 123 by means of sputtering, spraying or coating. In one embodiment, the conductive layer 140 may be formed on the side surface 123c of the circuit layer 123 to the lower surface 130b of the substrate 130. The conductor layer 140 is electrically connected to the side surface 123 c of the circuit layer 123 exposed to the protective layer 122.

如圖3N所繪示,形成接墊150於導體層140上。於此,線路層123可藉由導體層140而與接墊150電性連接,進而使得元件(例如超聲波體121及/或其他電子元件)可與外界電路電性連接。於一實施態樣中,接墊150可以為錫球或是凸塊,且可以透過電鍍(Electroplating)或印刷(print)等佈植錫球製程形成。 As shown in FIG. 3N, a pad 150 is formed on the conductive layer 140. Here, the circuit layer 123 can be electrically connected to the pad 150 through the conductor layer 140, so that the components (such as the ultrasonic body 121 and/or other electronic components) can be electrically connected to external circuits. In one embodiment, the pad 150 can be a solder ball or a bump, and can be formed by a solder ball placement process such as electroplating or printing.

圖4A至圖4C分別是本發明另一實施例的晶圓級超聲波晶片模組的製造方法於各步驟所形成的示意圖。請依序配合參照圖4A至圖4C。以下將僅介紹此實施例與前一實施例二者的差異,而相同的步驟以 及特徵則不再重複贅述。 4A to 4C are respectively schematic diagrams formed in each step of a method for manufacturing a wafer-level ultrasonic chip module according to another embodiment of the present invention. Please refer to FIGS. 4A to 4C in order. The following will only introduce the differences between this embodiment and the previous embodiment, and the same steps are And features are not repeated here.

圖4A之步驟為接續圖3I的步驟進行,如圖4A所繪示,在由第二保護層1222的對應移除結構125的上表面1222a(亦即,保護層122的上表面122a)去除部分的第二保護層1222、移除結構125以及部分的基板110之後,亦即,在形成下部溝槽H23之後,去除部分的第二保護層1222以暴露出部分的超聲波體121的上表面121a,以形成一開口H4。其中,開口H4由保護層122的上表面122a延伸至超聲波體121的上表面121a,且暴露出部分的超聲波體121的上表面121a。於一實施態樣中,如圖4A所繪示,可以更去除部分的第二保護層1222以暴露出部分的線路層123的上表面123a。 The step of FIG. 4A is performed following the step of FIG. 3I. As shown in FIG. 4A, a portion is removed from the upper surface 1222a (that is, the upper surface 122a of the protective layer 122) of the second protective layer 1222 corresponding to the removal structure 125 After removing the structure 125 and part of the substrate 110, that is, after forming the lower trench H23, removing part of the second protection layer 1222 to expose part of the upper surface 121a of the ultrasonic body 121, To form an opening H4. Wherein, the opening H4 extends from the upper surface 122a of the protective layer 122 to the upper surface 121a of the ultrasonic body 121, and exposes a part of the upper surface 121a of the ultrasonic body 121. In one embodiment, as shown in FIG. 4A, a part of the second protective layer 1222 may be further removed to expose a part of the upper surface 123a of the circuit layer 123.

如圖4B所繪示,覆蓋一載板D以遮蔽第二保護層1222的上表面1222a、溝槽H2及開口H4。於此,載板D係用以作為保護開口H4的蓋板。此外,載板D還可以用以作為一承載基板以便於後續步驟進行。於一實施態樣中,載板D可以透過黏膠材料B而設置於第二保護層1222的上表面1222a、溝槽H2及開口H4。 As shown in FIG. 4B, a carrier board D is covered to shield the upper surface 1222a of the second protection layer 1222, the trench H2, and the opening H4. Here, the carrier D is used as a cover for protecting the opening H4. In addition, the carrier D can also be used as a carrier substrate to facilitate subsequent steps. In one embodiment, the carrier D may be disposed on the upper surface 1222a, the groove H2, and the opening H4 of the second protection layer 1222 through the adhesive material B.

接下來,接續進行圖3J至圖3N之步驟。由於此些步驟與前述大致相同,差別大致僅在於此實施例之第二保護層1222已開設開口H4,故於此不再贅述。 Next, proceed to the steps shown in Figure 3J to Figure 3N. Since these steps are roughly the same as the foregoing, the difference is roughly that the second protective layer 1222 of this embodiment has opened the opening H4, so it will not be repeated here.

接下來,圖4C之步驟為接續圖3N的步驟進行,如圖4C所繪示,在形成底材130於基板110的下表面110b以形成空間H3的步驟之後,於此為形成接墊150於導體層140上之步驟,移除載板D,暴露出第二保護層1222的上表面1222a、溝槽H2及開口H4。 Next, the step of FIG. 4C is performed following the step of FIG. 3N. As shown in FIG. 4C, after the step of forming the substrate 130 on the lower surface 110b of the substrate 110 to form the space H3, here is the step of forming the pad 150 in The step on the conductor layer 140 is to remove the carrier D, exposing the upper surface 1222a of the second protection layer 1222, the trench H2 and the opening H4.

請再次參閱圖2B,於開口H4填入一傳導材料160。於此,傳導材料160位於開口H4內且接觸超聲波體121的上表面121a。 Please refer to FIG. 2B again, and a conductive material 160 is filled in the opening H4. Here, the conductive material 160 is located in the opening H4 and contacts the upper surface 121 a of the ultrasonic body 121.

於一實施例中,超聲波體121可以藉由超聲波訊號作為載體以將欲傳遞的聲音訊息傳遞出去。其中,超聲波訊號可以針對所處空間的某個特定區域發出聲音通知。 In one embodiment, the ultrasonic body 121 can use the ultrasonic signal as a carrier to transmit the sound information to be transmitted. Among them, the ultrasonic signal can send out a sound notification for a specific area of the space.

於一實施例中,超聲波體121所產生的超聲波訊號會被手指指紋的波峰波谷所反射,透過被反射的超聲波信號可以辨識手指指紋的紋路。此外,或是亦可用於感應被手掌反射的超聲波訊號,以實現手勢辨識。 In one embodiment, the ultrasonic signal generated by the ultrasonic body 121 is reflected by the peaks and valleys of the fingerprint of the finger, and the lines of the fingerprint can be identified through the reflected ultrasonic signal. In addition, it can also be used to sense the ultrasonic signal reflected by the palm to realize gesture recognition.

於一實施例中,晶圓級超聲波晶片模組100可以作為距離感測器、高度感測器或是方向感測器。超聲波體121所產生的超聲波訊號會被物體反射,可用於測量人與晶圓級超聲波晶片模組100之間的距離。於此,超聲波體121可將對接近晶圓級超聲波晶片模組100的物體或人體感測距離或是移動方向以產生一距離訊號或是方向訊號,於此,超聲波體121能夠依據距離訊號或是方向訊號而針對特定的物體或人體產生超聲波訊號。 In one embodiment, the wafer-level ultrasonic chip module 100 can be used as a distance sensor, a height sensor, or a direction sensor. The ultrasonic signal generated by the ultrasonic body 121 is reflected by the object and can be used to measure the distance between a person and the wafer-level ultrasonic chip module 100. Here, the ultrasonic body 121 can sense the distance or the moving direction of an object or human body close to the wafer-level ultrasonic chip module 100 to generate a distance signal or a direction signal. Here, the ultrasonic body 121 can generate a distance signal or a direction signal. It is a direction signal and generates an ultrasonic signal for a specific object or human body.

於一實施例中,晶圓級超聲波晶片模組100可以作為壓力感測器,例如是但不限於水壓感測器、氣壓感測器、油壓感測器。 In one embodiment, the wafer-level ultrasonic chip module 100 can be used as a pressure sensor, such as but not limited to a water pressure sensor, an air pressure sensor, and an oil pressure sensor.

於一實施例中,晶圓級超聲波晶片模組100可以作為流量計。將超聲波體121所產生的超聲波訊號與一流體的流向夾一特定角度進行傳播。透過超聲波訊號傳播時間的變化來量測流量。當超聲波訊號傳播速度變慢時,則代表穿過流體的超聲波訊號的方向與流體的流向相反。當超聲波訊號傳播速度變快時,則代表穿過流體的超聲波訊號的方向與流體 的流向相同。 In one embodiment, the wafer-level ultrasonic chip module 100 can be used as a flow meter. The ultrasonic signal generated by the ultrasonic body 121 is propagated at a specific angle with the flow direction of a fluid. The flow rate is measured by the change in the propagation time of the ultrasonic signal. When the propagation speed of the ultrasonic signal becomes slow, it means that the direction of the ultrasonic signal passing through the fluid is opposite to the flow direction of the fluid. When the ultrasonic signal propagation speed becomes faster, it represents the direction of the ultrasonic signal passing through the fluid and the fluid The flow is the same.

圖5為本發明一實施例的晶圓級超聲波晶片模組的俯視示意圖。請參閱圖5,晶圓級超聲波晶片模組100或200可以更包括另一超聲波元件170。超聲波體121被溝槽H2圍繞且透過保護層122及/或電路佈線C而與未被溝槽H2通過的保護層122連接,從而能懸浮於空間H3之上。超聲波元件160未被溝槽H2圍繞且未懸浮於空間H3之上。於此,於一實施例中,晶圓級超聲波晶片模組100或200可以作為加速度感測器。當晶圓級超聲波晶片模組100或200附著於被測物體上且被測物體尚未移動或轉動時,超聲波體121與超聲波元件160皆分別發出超聲波訊號。當被測物體移動或轉動時,由於超聲波體121係懸浮於空間H3之上,所以超聲波體121會因為受力而晃動導致偏離原本位置。於此,超聲波體121與超聲波元件160皆分別接到反射的超聲波訊號的時間不一樣,於此可以獲得被測物體的加速度。 FIG. 5 is a schematic top view of a wafer-level ultrasonic chip module according to an embodiment of the invention. Please refer to FIG. 5, the wafer-level ultrasonic chip module 100 or 200 may further include another ultrasonic element 170. The ultrasonic body 121 is surrounded by the trench H2, passes through the protective layer 122 and/or the circuit wiring C, and is connected to the protective layer 122 not passed through by the trench H2, so that it can be suspended in the space H3. The ultrasonic element 160 is not surrounded by the groove H2 and is not suspended above the space H3. Here, in one embodiment, the wafer-level ultrasonic chip module 100 or 200 can be used as an acceleration sensor. When the wafer-level ultrasonic chip module 100 or 200 is attached to the measured object and the measured object has not moved or rotated, the ultrasonic body 121 and the ultrasonic element 160 both emit ultrasonic signals respectively. When the object to be measured moves or rotates, since the ultrasonic body 121 is suspended above the space H3, the ultrasonic body 121 may deviate from its original position due to shaking due to force. Here, the ultrasonic body 121 and the ultrasonic element 160 are respectively received at different times of the reflected ultrasonic signal, so that the acceleration of the measured object can be obtained.

於另一實施例中,晶圓級超聲波晶片模組100或200可以作為水平儀。晶圓級超聲波晶片模組可以更包括一上蓋,其中,此上蓋可以覆蓋於晶圓級超聲波晶片模組100的溝槽H2(圖未繪示)上,也可以覆蓋在晶圓級超聲波晶片模組的傳導材料160(如圖2B之晶圓級超聲波晶片模組200')上。藉由將晶圓級超聲波晶片模組100或200附著於被測物體上,當被測物體產生水平傾斜時,超聲波體121與超聲波元件160接到被上蓋反射的超聲波訊號的距離不一樣,於此可以得知被測物體是否產生水平傾斜。 In another embodiment, the wafer-level ultrasonic chip module 100 or 200 can be used as a level. The wafer-level ultrasonic chip module may further include an upper cover, wherein the upper cover may cover the groove H2 (not shown in the figure) of the wafer-level ultrasonic chip module 100, or it may cover the wafer-level ultrasonic wafer mold Group of conductive materials 160 (such as the wafer-level ultrasonic chip module 200' of FIG. 2B). By attaching the wafer-level ultrasonic chip module 100 or 200 to the measured object, when the measured object is horizontally inclined, the distance between the ultrasonic body 121 and the ultrasonic element 160 to the ultrasonic signal reflected by the upper cover is different. This can tell whether the measured object has a horizontal tilt.

綜上所述,本發明一實施例提供晶圓級超聲波晶片模組及其 製造方法,其透過在超聲波體周圍的一部分形成溝槽且於超聲波體的下方形成空間,且此空間與溝槽連通以形成一整體空隙。依此,藉由此整體空隙的設計來使得朝超聲波體的上表面方向傳遞的超聲波訊號及朝底材的方向傳遞的超聲波訊號的傳遞速度不同,以區別不同方向的超聲波訊號。藉由濾除朝底材的方向傳遞的超聲波訊號,即可透過接收超聲波體的上表面方向傳遞的超聲波訊號來辨識位於保護層上的手指指紋,透過避免接收第二超聲波訊號而影響辨識指紋圖案,進而提升指紋辨識的準確度。本發明另一實施例係藉由於保護層的開口設置傳導材料,由於超聲波訊號可以藉由傳導材料更佳地傳遞至手指,因此更可以區別不同方向的超聲波訊號,因此,更能夠達到提升指紋辨識的準確度。 In summary, an embodiment of the present invention provides a wafer-level ultrasonic chip module and The manufacturing method includes forming a groove on a part of the periphery of the ultrasonic body and forming a space under the ultrasonic body, and the space is connected with the groove to form an overall gap. Accordingly, through the design of the overall gap, the transmission speeds of the ultrasonic signal transmitted toward the upper surface of the ultrasonic body and the ultrasonic signal transmitted toward the substrate are different, so as to distinguish the ultrasonic signals from different directions. By filtering out the ultrasonic signal transmitted in the direction of the substrate, the fingerprint of the finger on the protective layer can be recognized by receiving the ultrasonic signal transmitted in the direction of the upper surface of the ultrasonic body, and the fingerprint pattern can be recognized by avoiding receiving the second ultrasonic signal. , Thereby improving the accuracy of fingerprint recognition. Another embodiment of the present invention is that the opening of the protective layer is provided with a conductive material. Since the ultrasonic signal can be better transmitted to the finger through the conductive material, the ultrasonic signal in different directions can be distinguished. Therefore, the fingerprint recognition can be improved. Accuracy.

雖然本發明的技術內容已經以較佳實施例揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神所作些許之更動與潤飾,皆應涵蓋於本發明的範疇內,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。 Although the technical content of the present invention has been disclosed in the preferred embodiment as above, it is not intended to limit the present invention. Anyone who is familiar with this technique and makes some changes and modifications without departing from the spirit of the present invention should be covered by the present invention Therefore, the scope of protection of the present invention shall be subject to the scope of the attached patent application.

100:晶圓級超聲波晶片模組 100: Wafer-level ultrasonic chip module

110:基板 110: substrate

120:複合層 120: composite layer

121:超聲波體 121: Ultrasonic Body

122:保護層 122: protective layer

123:線路層 123: Line layer

124:電極線路 124: Electrode line

1211:第一壓電層 1211: first piezoelectric layer

1212:第一電極 1212: first electrode

1213:第二壓電層 1213: second piezoelectric layer

1214:第二電極 1214: second electrode

130:底材 130: Substrate

140:導體層 140: Conductor layer

150:接墊 150: pad

A:黏膠材料 A: Viscose material

H1:貫通槽 H1: Through groove

H2:溝槽 H2: groove

H3:空間 H3: Space

110a、122a、121a、130a、1212a、1214a:上表面 110a, 122a, 121a, 130a, 1212a, 1214a: upper surface

110b、121b、122b、130b:下表面 110b, 121b, 122b, 130b: bottom surface

123c:側表面 123c: side surface

Claims (12)

一種具懸浮結構的晶圓級超聲波晶片模組,包括:一基板,具有一貫通槽,該貫通槽由該基板的上表面貫穿至該基板的下表面;一複合層,位於該基板上,該複合層包括一超聲波體及一保護層,該超聲波體位於該基板的上表面且該貫通槽暴露出該超聲波體的下表面,該保護層覆蓋該超聲波體及部分的該基板的上表面,該複合層具有一溝槽,該溝槽由該複合層的上表面貫穿至該複合層的下表面,且該溝槽與該貫通槽連通,該溝槽圍繞該超聲波體周圍的一部分且該超聲波體對應於該貫通槽,其中該超聲波體包括一第一壓電層、一第一電極、一第二壓電層及一第二電極,該第一壓電層位於該基板上,該第一電極位於該第一壓電層上,該第二壓電層位於該第一電極上,該第二電極位於該第二壓電層上,且該第二壓電層及該第二電極未覆蓋出該第一電極的部分上表面;以及一底材,位於該基板的下表面且覆蓋該貫通槽,以使該貫通槽、該超聲波體的下表面與該底材的一上表面之間形成一空間,該空間連通該溝槽。 A wafer-level ultrasonic chip module with a suspension structure includes: a substrate with a through groove that penetrates from the upper surface of the substrate to the lower surface of the substrate; a composite layer on the substrate, the The composite layer includes an ultrasonic body and a protective layer. The ultrasonic body is located on the upper surface of the substrate and the through groove exposes the lower surface of the ultrasonic body. The protective layer covers the ultrasonic body and part of the upper surface of the substrate. The composite layer has a groove that penetrates from the upper surface of the composite layer to the lower surface of the composite layer, and the groove communicates with the through groove, the groove surrounds a part of the ultrasonic body and the ultrasonic body Corresponding to the through groove, the ultrasonic body includes a first piezoelectric layer, a first electrode, a second piezoelectric layer, and a second electrode, the first piezoelectric layer is located on the substrate, and the first electrode Located on the first piezoelectric layer, the second piezoelectric layer is located on the first electrode, the second electrode is located on the second piezoelectric layer, and the second piezoelectric layer and the second electrode are not covered Part of the upper surface of the first electrode; and a substrate located on the lower surface of the substrate and covering the through groove, so that a gap is formed between the through groove, the lower surface of the ultrasonic body, and an upper surface of the substrate Space, the space communicates with the groove. 如請求項1所述之具懸浮結構的晶圓級超聲波晶片模組,其中該複合層更包括一線路層及二電極線路,該保護層包覆該線路層且暴露出該線路層的側表面,該保護層包覆該二電極線路且該二電極線路分別位於該第一電極的部分上表面以及該第二電極的部分上表面,該二電極線路且分別電性連接該第一電極及該第二電極。 The wafer-level ultrasonic chip module with a suspension structure according to claim 1, wherein the composite layer further includes a circuit layer and two electrode circuits, and the protective layer covers the circuit layer and exposes the side surface of the circuit layer , The protective layer covers the two electrode lines and the two electrode lines are respectively located on part of the upper surface of the first electrode and part of the upper surface of the second electrode, and the two electrode lines are electrically connected to the first electrode and the The second electrode. 如請求項2所述之具懸浮結構的晶圓級超聲波晶片模 組,更包括一導體層及至少一接墊,該導體層位於該線路層的側表面至該底材的下表面,且該至少一接墊位於該導體層上。 Wafer-level ultrasonic wafer mold with suspension structure as described in claim 2 The set further includes a conductive layer and at least one pad. The conductive layer is located from the side surface of the circuit layer to the lower surface of the substrate, and the at least one pad is located on the conductive layer. 如請求項1所述之具懸浮結構的晶圓級超聲波晶片模組,其中該超聲波體位於該空間上且懸浮連接於該保護層,於該底材的垂直投影方向上該超聲波體的投影與該空間的投影重疊。 The wafer-level ultrasonic chip module with a suspension structure according to claim 1, wherein the ultrasonic body is located in the space and suspended connected to the protective layer, and the projection of the ultrasonic body in the vertical projection direction of the substrate is consistent with The projections of this space overlap. 如請求項1所述之具懸浮結構的晶圓級超聲波晶片模組,其中該保護層具有一開口,該開口暴露出部分的該超聲波體的上表面,該晶圓級超聲波晶片模組更包括一傳導材料,該傳導材料位於該開口內且接觸該超聲波體的上表面。 The wafer-level ultrasonic chip module with a suspension structure according to claim 1, wherein the protective layer has an opening that exposes part of the upper surface of the ultrasonic body, and the wafer-level ultrasonic chip module further includes A conductive material is located in the opening and contacts the upper surface of the ultrasonic body. 一種具懸浮結構的晶圓級超聲波晶片模組的製造方法,包括:形成一超聲波體於一基板上,其中該超聲波體包括依序堆疊於該基板上的一第一壓電層、一第一電極、一第二壓電層及一第二電極,其中該第二壓電層及該第二電極未覆蓋出該第一電極的部分上表面;形成一第一保護材料層於該超聲波體的上表面及該基板的上表面;圖案化該第一保護材料層以形成一第一保護層,其中該第一保護層具有二線路預定區及一移除結構預定區,其中該二線路預定區分別暴露出該第一電極的部分上表面以及該第二電極的部分上表面,該移除結構預定區圍繞該超聲波體周圍的一部分且暴露出該基板的部分上表面;形成一導電材料層於該第一保護層的上表面、該二線路預定區及該移除結構預定區以形成一線路層、二電極線路及一移除結構;形成一第二保護層於該線路層、該二電極線路及該移除結構之上; 由該第二保護層的對應該移除結構的上表面去除部分的該第二保護層、該移除結構以及部分的該基板;由該基板的下表面往該基板的上表面去除對應該超聲波體的部分該基板以暴露出該超聲波體的下表面;以及形成一底材於該基板的下表面,以使該超聲波體的下表面與該底材的一上表面之間形成一空間。 A method for manufacturing a wafer-level ultrasonic chip module with a suspension structure includes: forming an ultrasonic body on a substrate, wherein the ultrasonic body includes a first piezoelectric layer and a first piezoelectric layer sequentially stacked on the substrate. Electrode, a second piezoelectric layer and a second electrode, wherein the second piezoelectric layer and the second electrode do not cover part of the upper surface of the first electrode; a first protective material layer is formed on the ultrasonic body The upper surface and the upper surface of the substrate; the first protective material layer is patterned to form a first protective layer, wherein the first protective layer has two circuit predetermined areas and a removal structure predetermined region, wherein the two circuit predetermined areas A part of the upper surface of the first electrode and a part of the upper surface of the second electrode are respectively exposed. The predetermined area of the removal structure surrounds a part of the ultrasonic body and exposes part of the upper surface of the substrate; a conductive material layer is formed on The upper surface of the first protective layer, the two circuit predetermined regions and the removal structure predetermined region to form a circuit layer, two electrode circuits and a removal structure; forming a second protective layer on the circuit layer and the two electrodes Above the line and the removal structure; A part of the second protective layer, the removed structure, and a part of the substrate are removed from the upper surface of the second protective layer corresponding to the removal structure; the ultrasonic wave is removed from the lower surface of the substrate to the upper surface of the substrate A part of the body of the substrate exposes the lower surface of the ultrasonic body; and a substrate is formed on the lower surface of the substrate so that a space is formed between the lower surface of the ultrasonic body and an upper surface of the substrate. 如請求項6所述之具懸浮結構的晶圓級超聲波晶片模組的製造方法,其中形成該超聲波體於該基板上的步驟包括:於該基板上依序形成該第一壓電材料層、該第一電極材料層、該第二壓電材料層及該第二電極材料層;以及去除部分的該第一壓電材料層、該第一電極材料層、該第二壓電材料層及該第二電極材料層,以形成一第一壓電層、一第一電極、一第二壓電層及一第二電極,其中使該第二壓電層及該第二電極暴露出該第一電極的部分上表面。 The method for manufacturing a wafer-level ultrasonic wafer module with a suspension structure according to claim 6, wherein the step of forming the ultrasonic body on the substrate includes: sequentially forming the first piezoelectric material layer on the substrate, The first electrode material layer, the second piezoelectric material layer, and the second electrode material layer; and part of the first piezoelectric material layer, the first electrode material layer, the second piezoelectric material layer, and the The second electrode material layer to form a first piezoelectric layer, a first electrode, a second piezoelectric layer and a second electrode, wherein the second piezoelectric layer and the second electrode expose the first Part of the upper surface of the electrode. 如請求項6所述之具懸浮結構的晶圓級超聲波晶片模組的製造方法,更包括:於形成一第二保護層於該導電材料層的上表面之後,研磨該基板的下表面以薄化該基板的厚度。 The method for manufacturing a wafer-level ultrasonic chip module with a suspension structure according to claim 6, further comprising: after forming a second protective layer on the upper surface of the conductive material layer, grinding the lower surface of the substrate to be thin Change the thickness of the substrate. 如請求項6所述之具懸浮結構的晶圓級超聲波晶片模組的製造方法,其中由該第二保護層的對應該移除結構的上表面去除部分的該第二保護層、該移除結構以及部分的該基板的步驟包括:由該第二保護層的對應該移除結構的上表面去除部分的該第二保護 層,以形成一上部溝槽,其中該上部溝槽暴露出該移除結構;由該上部溝槽去除該移除結構,以形成一中部溝槽,其中該中部溝槽連通該上部溝槽且暴露該基板的上表面;以及由該中部溝槽去除部分的該基板,以形成連通該中部溝槽的一下部溝槽。 The method for manufacturing a wafer-level ultrasonic chip module with a suspension structure according to claim 6, wherein a portion of the second protection layer and the removal are removed from the upper surface of the second protection layer corresponding to the removal structure The steps of the structure and part of the substrate include: removing part of the second protection from the upper surface of the second protection layer corresponding to the removal structure Layer to form an upper trench, wherein the upper trench exposes the removal structure; the removal structure is removed from the upper trench to form a middle trench, wherein the middle trench communicates with the upper trench and Exposing the upper surface of the substrate; and removing part of the substrate by the middle groove to form a lower groove communicating with the middle groove. 如請求項6所述之具懸浮結構的晶圓級超聲波晶片模組的製造方法,更包括:切割該線路層及該基板,以暴露出該線路層的側表面及該基板的側表面;形成一導體層於該線路層的側表面至該底材的下表面;以及形成至少一接墊於該導體層上,其中該導體層電性連接該線路層及該接墊。 The method for manufacturing a wafer-level ultrasonic chip module with a suspension structure according to claim 6, further comprising: cutting the circuit layer and the substrate to expose the side surface of the circuit layer and the side surface of the substrate; forming A conductor layer is formed on the side surface of the circuit layer to the lower surface of the substrate; and at least one pad is formed on the conductor layer, wherein the conductor layer is electrically connected to the circuit layer and the pad. 如請求項6所述之具懸浮結構的晶圓級超聲波晶片模組的製造方法,更包括:在由該第二保護層的對應該移除結構的上表面去除部分的該第二保護層、該移除結構以及部分的該基板之後,去除部分的該第二保護層以暴露出部分的該超聲波體的上表面,以形成一開口;以及覆蓋一載板以遮蔽該第二保護層的上表面、該溝槽及該開口。 The method for manufacturing a wafer-level ultrasonic chip module with a suspension structure according to claim 6, further comprising: removing a portion of the second protection layer from the upper surface of the second protection layer corresponding to the removal structure, After removing the structure and part of the substrate, remove part of the second protective layer to expose part of the upper surface of the ultrasonic body to form an opening; and cover a carrier plate to cover the upper surface of the second protective layer The surface, the groove and the opening. 如請求項11所述之具懸浮結構的晶圓級超聲波晶片模組的製造方法,更包括:在形成一底材於該基板的下表面以形成該空間的步驟之後,移除該載板;以及 於該開口填入一傳導材料。 The method for manufacturing a wafer-level ultrasonic chip module with a suspension structure according to claim 11, further comprising: removing the carrier after the step of forming a substrate on the lower surface of the substrate to form the space; as well as Fill the opening with a conductive material.
TW107142565A 2018-11-28 2018-11-28 Wafer level chip scale ultrasonic sensor module and manufacation method thereof TWI702741B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW107142565A TWI702741B (en) 2018-11-28 2018-11-28 Wafer level chip scale ultrasonic sensor module and manufacation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW107142565A TWI702741B (en) 2018-11-28 2018-11-28 Wafer level chip scale ultrasonic sensor module and manufacation method thereof

Publications (2)

Publication Number Publication Date
TW202021166A TW202021166A (en) 2020-06-01
TWI702741B true TWI702741B (en) 2020-08-21

Family

ID=72175930

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107142565A TWI702741B (en) 2018-11-28 2018-11-28 Wafer level chip scale ultrasonic sensor module and manufacation method thereof

Country Status (1)

Country Link
TW (1) TWI702741B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6759264B2 (en) * 2002-05-17 2004-07-06 Ligh Tuning Technology Inc. Pressure type fingerprint sensor fabrication method
US7400750B2 (en) * 2003-11-18 2008-07-15 Samsung Electronics Co., Ltd. Fingerprint sensor and fabrication method thereof
US20150165479A1 (en) * 2013-12-12 2015-06-18 Qualcomm Incorporated Piezoelectric ultrasonic transducer and process
TWI596716B (en) * 2016-06-27 2017-08-21 速博思股份有限公司 Fingerprint recognition apparatus
CN107145858A (en) * 2017-05-02 2017-09-08 上海思立微电子科技有限公司 Electronic equipment, ultrasonic fingerprint identifying device and its manufacture method
TWI617992B (en) * 2016-06-29 2018-03-11 關鍵禾芯科技股份有限公司 Fingerprint identification device andmanufacturing method thereof
TWI636511B (en) * 2016-06-29 2018-09-21 致伸科技股份有限公司 Ultrasonic fingerprint recognition module and manufactoring method thereof

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6759264B2 (en) * 2002-05-17 2004-07-06 Ligh Tuning Technology Inc. Pressure type fingerprint sensor fabrication method
US7400750B2 (en) * 2003-11-18 2008-07-15 Samsung Electronics Co., Ltd. Fingerprint sensor and fabrication method thereof
US20150165479A1 (en) * 2013-12-12 2015-06-18 Qualcomm Incorporated Piezoelectric ultrasonic transducer and process
TWI596716B (en) * 2016-06-27 2017-08-21 速博思股份有限公司 Fingerprint recognition apparatus
TWI617992B (en) * 2016-06-29 2018-03-11 關鍵禾芯科技股份有限公司 Fingerprint identification device andmanufacturing method thereof
TWI636511B (en) * 2016-06-29 2018-09-21 致伸科技股份有限公司 Ultrasonic fingerprint recognition module and manufactoring method thereof
CN107145858A (en) * 2017-05-02 2017-09-08 上海思立微电子科技有限公司 Electronic equipment, ultrasonic fingerprint identifying device and its manufacture method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IEEE J. Solid-state circuits, 51(11), 2016 *

Also Published As

Publication number Publication date
TW202021166A (en) 2020-06-01

Similar Documents

Publication Publication Date Title
CN111293210B (en) Wafer-level ultrasonic chip module and manufacturing method thereof
KR102459255B1 (en) Fingerprint sensor device and methods thereof
KR101945633B1 (en) Under screen sensor assembly
CN111523436B (en) Ultrasonic fingerprint identification pixel structure, chip and electronic equipment
US11460341B2 (en) Wafer scale ultrasonic sensor assembly and method for manufacturing the same
TWI661493B (en) Wafer level ultrasonic chip scale manufacturing and packaging method
US11610427B2 (en) Ultrasonic transducer device, acoustic biometric imaging system and manufacturing method
CN111241867B (en) Wafer-level ultrasonic chip module with suspension structure and manufacturing method thereof
TWI675498B (en) Wafer level chip scale ultrasonic sensor module and manufaction method thereof
TWI702741B (en) Wafer level chip scale ultrasonic sensor module and manufacation method thereof
TWI692888B (en) Wafer scale ultrasonic sensor assembly and manufacation method thereof
CN112115759A (en) Fingerprint identification module and forming method thereof
CN112115758A (en) Fingerprint identification module, forming method thereof and electronic equipment
US20200279089A1 (en) Ultrasonic transducer device, acoustic biometric imaging system and manufacturing method