TWI579699B - Server system - Google Patents

Server system Download PDF

Info

Publication number
TWI579699B
TWI579699B TW105117194A TW105117194A TWI579699B TW I579699 B TWI579699 B TW I579699B TW 105117194 A TW105117194 A TW 105117194A TW 105117194 A TW105117194 A TW 105117194A TW I579699 B TWI579699 B TW I579699B
Authority
TW
Taiwan
Prior art keywords
control signal
format
connector
server system
pcie
Prior art date
Application number
TW105117194A
Other languages
Chinese (zh)
Other versions
TW201810049A (en
Inventor
韓應賢
Original Assignee
英業達股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 英業達股份有限公司 filed Critical 英業達股份有限公司
Priority to TW105117194A priority Critical patent/TWI579699B/en
Application granted granted Critical
Publication of TWI579699B publication Critical patent/TWI579699B/en
Publication of TW201810049A publication Critical patent/TW201810049A/en

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)

Description

伺服器系統Server system

一種伺服器,尤其是指一種伺服器系統。A server, especially a server system.

對於伺服器來說,存儲和處理資料的能力是很重要的部分。隨著中央處理單元的指令週期越來越快,且存儲裝置的存儲容量也越來越大,例如硬碟(Hard Disk Driver,HDD),因此伺服器整體的效能會受到硬碟資料傳輸速度的影響。The ability to store and process data is an important part of the server. As the instruction cycle of the central processing unit becomes faster and faster, and the storage capacity of the storage device is also larger, such as a Hard Disk Driver (HDD), the overall performance of the server is affected by the data transmission speed of the hard disk. influences.

為了避免伺服器整體的效能受影響,勢必將增加電子元件(例如:複雜可程式邏輯元件,CPLD)及相關的電路設計,以滿足伺服器整體上的資料傳輸的速度。由於需要增加電子元件,如此將會減少伺服器的電路板的使用空間以及增加電子元件的使用成本。因此,伺服器整體的電路設計上還有改善的空間。In order to avoid the impact of the overall performance of the server, it is bound to increase electronic components (such as complex programmable logic components, CPLD) and related circuit design to meet the speed of data transmission on the server as a whole. Due to the need to add electronic components, this will reduce the space used by the server board and increase the cost of using electronic components. Therefore, there is still room for improvement in the overall circuit design of the server.

本發明的主要目的在於提供一種伺服器系統,以解決現有技術存在的電子元件使用較多且成本高的問題。The main object of the present invention is to provide a server system to solve the problems of high use and high cost of electronic components existing in the prior art.

為解決上述問題,本發明實施例提供一種伺服器系統,包括:主機板和背板(backplane)。主機板包括:中央處理單元和擴充單元。中央處理單元產生快捷外設互聯標準(Peripheral Component Interconnect Express,PCIE)格式資料訊號、具有PCIE格式的第一控制訊號和具有積體電路之間(Inter-Integrated Circuit,I2C)匯流排格式的第二控制訊號。擴充單元耦接中央處理單元,傳送PCIE格式資料訊號、具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號。背板耦接主機板,且背板包括:第一連接器、指示燈和控制單元。第一連接器耦接擴充單元。控制單元耦接第一連接器、指示燈和硬碟,透過第一連接器接收PCIE格式資料訊號、具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號,並將PCIE格式資料訊號輸出給硬碟,且解碼具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號,以分別控制指示燈和硬碟。To solve the above problem, an embodiment of the present invention provides a server system, including: a motherboard and a backplane. The motherboard includes: a central processing unit and an expansion unit. The central processing unit generates a Peripheral Component Interconnect Express (PCIE) format data signal, a first control signal having a PCIE format, and a second with an Inter-Integrated Circuit (I2C) bus format Control signal. The expansion unit is coupled to the central processing unit and transmits a PCIE format data signal, a first control signal having a PCIE format, and a second control signal having an I2C bus format. The backboard is coupled to the motherboard, and the backboard includes: a first connector, an indicator, and a control unit. The first connector is coupled to the expansion unit. The control unit is coupled to the first connector, the indicator light, and the hard disk, and receives the PCIE format data signal, the first control signal with the PCIE format, and the second control signal with the I2C bus format through the first connector, and the PCIE format The data signal is output to the hard disk, and the first control signal having the PCIE format and the second control signal having the I2C bus format are decoded to respectively control the indicator light and the hard disk.

其中,伺服器系統還包括:時脈訊號產生器和南橋晶片,其中時脈訊號產生器產生時脈訊號,並將時脈訊號傳送到中央處理單元和南橋晶片。The server system further includes: a clock signal generator and a south bridge chip, wherein the clock signal generator generates a clock signal and transmits the clock signal to the central processing unit and the south bridge chip.

其中,主機板還包括第一插槽,其耦接中央處理單元,擴充單元還包括第二連接器和第二插槽,其中第二連接器耦接第一插槽,第二插槽耦接第一連接器。The motherboard further includes a first slot coupled to the central processing unit, the expansion unit further includes a second connector and a second slot, wherein the second connector is coupled to the first slot, and the second slot is coupled First connector.

其中,第一插槽和第二連接器具有PCIE傳輸協議的插槽和連接器。Wherein, the first slot and the second connector have slots and connectors of a PCIE transport protocol.

其中,第二插槽和第一連接器為具有微串列小型電腦系統介面(Mini Serial Attached SCSI,Mini SAS)傳輸協議的插槽和連接器。The second slot and the first connector are slots and connectors having a Mini Serial Attached SCSI (Mini SAS) transmission protocol.

其中,擴充單元為具有非揮發性記憶體儲存標準(Non-Volatile Memory Express,NVMe)的擴展卡。The expansion unit is an expansion card with a non-volatile memory storage standard (Non-Volatile Memory Express, NVMe).

其中,具有PCIE格式的第一控制訊號為PCIE格式的指示燈控制訊號,具有I2C匯流排格式的第二控制訊號為I2C匯流排格式的熱插拔控制訊號。The first control signal in the PCIE format is an indicator light control signal in the PCIE format, and the second control signal in the I2C bus format is a hot plug control signal in the I2C bus format.

其中,背板包括電源連接器,電源連接器產生電壓,以供電給硬碟。Wherein, the backboard includes a power connector, and the power connector generates a voltage to supply power to the hard disk.

其中,控制單元為PIC微控制器(PIC microcontroller)。Among them, the control unit is a PIC microcontroller.

其中,指示燈的顯示狀態對應於硬碟的工作狀態。The display state of the indicator light corresponds to the working state of the hard disk.

根據本發明的技術方案,透過擴充單元及第一連接器,將中央處理單元與控制單元連接(即將主機板與背板連接),使得控制單元可將中央處理單元所產生的資料訊號存儲於硬碟,並對中央處理單元所產生的第一控制訊號與第二控制訊號進行解析,以透過解析後的第一控制訊號與第二控制訊號對指示燈和硬碟進行控制。如此一來,可有效地減少電子元件的使用數量,以減少元件的使用成本,並且還可提高伺服器系統的工作效率。According to the technical solution of the present invention, the central processing unit is connected to the control unit through the expansion unit and the first connector (ie, the motherboard is connected to the backplane), so that the control unit can store the data signal generated by the central processing unit in the hard The disc and the first control signal and the second control signal generated by the central processing unit are parsed to control the indicator light and the hard disk through the parsed first control signal and the second control signal. In this way, the number of electronic components used can be effectively reduced, the component use cost can be reduced, and the working efficiency of the server system can also be improved.

本發明的主要思想在於,基於透過擴充單元及第一連接器,將中央處理單元與控制單元連接(即將主機板與背板連接),使得控制單元可將中央處理單元所產生的資料訊號存儲於硬碟,並對中央處理單元所產生的第一控制訊號與第二控制訊號進行解析,以透過解析後的第一控制訊號與第二控制訊號對指示燈和硬碟進行控制。如此一來,可有效地減少電子元件的使用數量,以減少元件的使用成本,並且還可提高伺服器系統的工作效率。The main idea of the present invention is to connect the central processing unit to the control unit (that is, to connect the motherboard to the backplane) through the expansion unit and the first connector, so that the control unit can store the data signals generated by the central processing unit in the control unit. The hard disk is configured to analyze the first control signal and the second control signal generated by the central processing unit to control the indicator light and the hard disk through the first control signal and the second control signal. In this way, the number of electronic components used can be effectively reduced, the component use cost can be reduced, and the working efficiency of the server system can also be improved.

為使本發明的目的、技術方案和優點更加清楚,以下將配合圖式及具體實施例,對本發明作進一步地詳細說明。The present invention will be further described in detail below with reference to the drawings and specific embodiments.

根據本發明的實施例,提供了一種伺服器系統。In accordance with an embodiment of the present invention, a server system is provided.

「第1圖」是根據本發明實施例的伺服器系統的結構方塊圖。伺服器系統100包括:主機板110和背板(backplane)150。主機板110包括中央處理單元120和擴充單元130。"FIG. 1" is a block diagram showing the structure of a server system according to an embodiment of the present invention. The server system 100 includes a motherboard 110 and a backplane 150. The motherboard 110 includes a central processing unit 120 and an expansion unit 130.

中央處理單元120產生快捷外設互聯標準(Peripheral Component Interconnect Express,以下簡稱PCIE)格式資料訊號、具有PCIE格式的第一控制訊號和具有積體電路之間(Inter-Integrated Circuit,I2C)匯流排格式的第二控制訊號。在本實施例中,PCIE格式是以PCIE的3.0版為例,其額定的資料傳輸速率為8Gb/s,且PCIE使用串列的方式來傳輸資料,使得與PCIE連接的每個裝置不需共用帶寬,如此將可有效地提高資料傳輸的速率。The central processing unit 120 generates a Peripheral Component Interconnect Express (PCIE) format data signal, a first control signal with a PCIE format, and an Inter-Integrated Circuit (I2C) bus format. The second control signal. In this embodiment, the PCIE format is an example of PCIE version 3.0, and the rated data transmission rate is 8 Gb/s, and the PCIE uses a serial method to transmit data, so that each device connected to the PCIE does not need to be shared. Bandwidth, this will effectively increase the rate of data transmission.

擴充單元130耦接中央處理單元120,傳送PCIE格式資料訊號、具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號。在本實施例中,擴充單元130例如為具有非揮發性記憶體儲存標準(Non-Volatile Memory Express,NVMe)的擴展卡,使得伺服器系統100可以增加更多的擴充裝置,以將中央處理器110所產生的訊號傳送到後端的擴充裝置上,進而增加伺服器系統100的工作效能。The expansion unit 130 is coupled to the central processing unit 120 and transmits a PCIE format data signal, a first control signal having a PCIE format, and a second control signal having an I2C bus format. In this embodiment, the expansion unit 130 is, for example, an expansion card having a Non-Volatile Memory Express (NVMe), so that the server system 100 can add more expansion devices to the central processor. The signal generated by 110 is transmitted to the expansion device on the back end, thereby increasing the performance of the server system 100.

背板150耦接主機板110,且背板150包括第一連接器160、指示燈170和控制單元180。第一連接器160耦接擴充單元130。The backboard 150 is coupled to the motherboard 110, and the backplane 150 includes a first connector 160, an indicator light 170, and a control unit 180. The first connector 160 is coupled to the expansion unit 130.

在本實施例中,主機板110還包括第一插槽111,且第一插槽111耦接中央處理單元120。擴充單元130還包括第二連接器131和第二插槽132。其中,第二連接器131耦接第一插槽111,也就是說,擴充單元130透過第二連接器131插設於第一插槽110中。第二插槽132耦接第一連接器160,也就是說,背板150透過第一連接器160插設於第二插槽132。In the embodiment, the motherboard 110 further includes a first slot 111 , and the first slot 111 is coupled to the central processing unit 120 . The expansion unit 130 further includes a second connector 131 and a second slot 132. The second connector 131 is coupled to the first slot 111 , that is, the expansion unit 130 is inserted into the first slot 110 through the second connector 131 . The second slot 132 is coupled to the first connector 160 , that is, the backplane 150 is inserted into the second slot 132 through the first connector 160 .

進一步來說,第一插槽111和第二連接器131例如為具有PCIE傳輸協議的插槽和連接器。進一步來說,第一插槽111和第二連接器131例如採用4傳輸通道的PCIE的3.0版本,且每一傳輸通道的資料傳輸速率為8Gb/s,因此第一插槽111和第二連接器131的資料傳輸速率例如可為32Gb/s,以增加伺服器系統100的工作效率。另外,第二插槽132和第一連接器160例如為具有微串列小型電腦系統介面(Mini Serial Attached SCSI,Mini SAS)傳輸協議的插槽和連接器。Further, the first slot 111 and the second connector 131 are, for example, slots and connectors having a PCIE transmission protocol. Further, the first slot 111 and the second connector 131 adopt, for example, the 3.0 version of the PCIE of the 4 transmission channels, and the data transmission rate of each transmission channel is 8 Gb/s, so the first slot 111 and the second connection The data transfer rate of the device 131 can be, for example, 32 Gb/s to increase the operating efficiency of the server system 100. In addition, the second slot 132 and the first connector 160 are, for example, slots and connectors having a Mini Serial Attached SCSI (Mini SAS) transmission protocol.

控制單元180耦接第一連接器160、指示燈170和硬碟190,透過第一連接器160接收PCIE格式資料訊號、具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號,並將PCIE格式資料訊號輸出給硬碟190,且解碼具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號,以分別控制指示燈170和硬碟190。The control unit 180 is coupled to the first connector 160, the indicator light 170, and the hard disk 190, and receives the PCIE format data signal, the first control signal in the PCIE format, and the second control signal in the I2C bus format through the first connector 160. And outputting the PCIE format data signal to the hard disk 190, and decoding the first control signal having the PCIE format and the second control signal having the I2C bus format to respectively control the indicator light 170 and the hard disk 190.

舉例來說,當控制單元180接收到PCIE格式資料訊號時,會將PCIE格式資料訊號輸出給硬碟190,以便於將資料存儲於硬碟190中。另外,控制單元180接收到具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號時,會分別對具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號進行解析,以便於透過解析後的第一控制訊號控制指示燈170的顯示狀態,以及透過解析後的第二控制訊號控制硬碟190的啟動、切換和熱插拔等功能。For example, when the control unit 180 receives the PCIE format data signal, the PCIE format data signal is output to the hard disk 190 to store the data in the hard disk 190. In addition, when the control unit 180 receives the first control signal having the PCIE format and the second control signal having the I2C bus format, the first control signal having the PCIE format and the second control signal having the I2C bus format are respectively performed. The analysis is performed to control the display state of the indicator light 170 through the first control signal after the analysis, and to control the startup, switching, and hot plugging of the hard disk 190 through the second control signal after the analysis.

進一步來說,具有PCIE格式的第一控制訊號例如為PCIE格式的指示燈控制訊號,亦即,第一控制訊號用於控制指示燈170的顯示狀態。另外,具有I2C匯流排格式的第二控制訊號為I2C匯流排格式的熱插拔控制訊號,亦即,第二控制訊號用於控制硬碟190的啟動、熱插拔等功能。Further, the first control signal having the PCIE format is, for example, a LED control signal of the PCIE format, that is, the first control signal is used to control the display state of the indicator light 170. In addition, the second control signal having the I2C bus format is a hot plug control signal of the I2C bus format, that is, the second control signal is used to control the startup, hot swapping, and the like of the hard disk 190.

並且,指示燈170的顯示狀態例如可對應於硬碟的工作狀態。也就是說,當指示燈170的顯示狀態為亮時,可對應硬碟190的工作狀態為啟動;當指示燈170的顯示狀態為閃爍時,可對應硬碟190的工作狀態為熱插入功能;當指示燈的顯示狀態為不亮時,可對應硬碟190的工作狀態為不工作。前述的說明僅為本實施例的一種實施態樣,不用以限制本發明,使用者可視其需求自行調整指示燈170與硬碟190的對應關係。此外,控制單元180例如為PIC微控制器。如此一來,透過控制單元180對中央處理單元120所產生的控制訊號進行解析,可有效地減少伺服器系統100的電子元件的使用數量,並降低電子元件的使用成本。Also, the display state of the indicator light 170 may correspond to, for example, the operating state of the hard disk. That is, when the display state of the indicator light 170 is bright, the working state of the hard disk 190 can be started; when the display state of the indicator light 170 is blinking, the working state of the hard disk 190 can be the hot insertion function; When the display state of the indicator light is off, the working state of the hard disk 190 may not work. The foregoing description is only one embodiment of the present embodiment. Without limiting the present invention, the user can adjust the corresponding relationship between the indicator light 170 and the hard disk 190 according to the needs of the user. Further, control unit 180 is, for example, a PIC microcontroller. In this way, by analyzing the control signal generated by the central processing unit 120 through the control unit 180, the number of electronic components of the server system 100 can be effectively reduced, and the use cost of the electronic component can be reduced.

另外,在本實施例中,伺服器系統100還包括:時脈訊號產生器191和南橋晶片192。時脈訊號產生器191產生時脈訊號,並將時脈訊號傳送到中央處理單元120和南橋晶片192,以便讓中央處理單元120和南橋晶片192利用此時脈訊號進行資料的處理和傳輸。並且,時脈訊號也會透過擴充單元130、第一連接器160和控制單元180傳輸至硬碟190,使得硬碟190可利用此時脈訊號以配合中央處理單元120進行資料的同步處理和傳輸。In addition, in the embodiment, the server system 100 further includes a clock signal generator 191 and a south bridge chip 192. The clock signal generator 191 generates a clock signal and transmits the clock signal to the central processing unit 120 and the south bridge chip 192 to allow the central processing unit 120 and the south bridge chip 192 to process and transmit data using the current pulse signal. Moreover, the clock signal is also transmitted to the hard disk 190 through the expansion unit 130, the first connector 160, and the control unit 180, so that the hard disk 190 can utilize the current pulse signal to cooperate with the central processing unit 120 to perform data synchronization processing and transmission. .

此外,伺服器系統100的背板150還包括電源連接器193。電源連接器193用以產生對應硬碟190所使用的電壓,以供電給硬碟190使用。並且,電源連接器193的電源例如由電源供應器或主機板110提供。In addition, the backplane 150 of the server system 100 also includes a power connector 193. The power connector 193 is used to generate a voltage corresponding to the hard disk 190 for powering the hard disk 190. Also, the power source of the power connector 193 is provided, for example, by a power supply or a motherboard 110.

綜上所述,根據本發明的技術方案,透過擴充單元及第一連接器,將中央處理單元與控制單元連接(即將主機板與背板連接),使得控制單元可將中央處理單元所產生的資料訊號存儲於硬碟,並對中央處理單元所產生的第一控制訊號與第二控制訊號進行解析,以透過解析後的第一控制訊號與第二控制訊號對指示燈和硬碟進行控制。如此一來,可有效地減少電子元件的使用數量,以減少電子元件的使用成本,並且還可提高伺服器系統的工作效率。In summary, according to the technical solution of the present invention, the central processing unit is connected to the control unit through the expansion unit and the first connector (that is, the motherboard is connected to the backboard), so that the control unit can generate the central processing unit. The data signal is stored on the hard disk, and the first control signal and the second control signal generated by the central processing unit are parsed to control the indicator light and the hard disk through the first control signal and the second control signal. In this way, the number of electronic components used can be effectively reduced, the use cost of the electronic components can be reduced, and the working efficiency of the server system can be improved.

以上所述僅為本發明的實施例而已,並不用於限制本發明,對於本領域的技術人員來說,本發明可以有各種更改和變化。凡在本發明的精神和原則之內,所作的任何修改、等同替換、改進等,均應包含在本發明的權利要求範圍之內。The above is only the embodiment of the present invention, and is not intended to limit the present invention, and various modifications and changes can be made to the present invention. Any modifications, equivalent substitutions, improvements, etc. within the spirit and scope of the invention are intended to be included within the scope of the appended claims.

100‧‧‧伺服器系統
110‧‧‧主機板
111‧‧‧第一插槽
120‧‧‧中央處理單元
130‧‧‧擴充單元
131‧‧‧第二連接器
132‧‧‧第二插槽
150‧‧‧背板
160‧‧‧第一連接器
170‧‧‧指示燈
180‧‧‧控制單元
190‧‧‧硬碟
191‧‧‧時脈訊號產生器
192‧‧‧南橋晶片
193‧‧‧電源連接器
100‧‧‧Server System
110‧‧‧ motherboard
111‧‧‧First slot
120‧‧‧Central Processing Unit
130‧‧‧Extension unit
131‧‧‧Second connector
132‧‧‧second slot
150‧‧‧ Backplane
160‧‧‧First connector
170‧‧‧ indicator lights
180‧‧‧Control unit
190‧‧‧ Hard disk
191‧‧‧clock signal generator
192‧‧‧South Bridge Chip
193‧‧‧Power connector

第1圖繪示為本發明實施例的伺服器系統的結構方塊圖。FIG. 1 is a block diagram showing the structure of a server system according to an embodiment of the present invention.

100‧‧‧伺服器系統 100‧‧‧Server system

110‧‧‧主機板 110‧‧‧ motherboard

111‧‧‧第一插槽 111‧‧‧First slot

120‧‧‧中央處理單元 120‧‧‧Central Processing Unit

130‧‧‧擴充單元 130‧‧‧Extension unit

131‧‧‧第二連接器 131‧‧‧Second connector

132‧‧‧第二插槽 132‧‧‧second slot

150‧‧‧背板 150‧‧‧ Backplane

160‧‧‧第一連接器 160‧‧‧First connector

170‧‧‧指示燈 170‧‧‧ indicator lights

180‧‧‧控制單元 180‧‧‧Control unit

190‧‧‧硬碟 190‧‧‧ Hard disk

191‧‧‧時脈訊號產生器 191‧‧‧clock signal generator

192‧‧‧南橋晶片 192‧‧‧South Bridge Chip

193‧‧‧電源連接器 193‧‧‧Power connector

Claims (10)

一種伺服器系統,其包含: 一主機板,所述主機板包括: 一中央處理單元,產生快捷外設互聯標準(Peripheral Component Interconnect Express,PCIE)格式資料訊號、具有PCIE格式的第一控制訊號和具有積體電路之間(Inter-Integrated Circuit,I2C)匯流排格式的第二控制訊號;及 一擴充單元,耦接所述中央處理單元,傳送所述PCIE格式資料訊號、所述具有PCIE格式的第一控制訊號和所述具有I2C匯流排格式的第二控制訊號;及 一背板(backplane),所述背板耦接所述主機板,所述背板包括: 一第一連接器,耦接所述擴充單元; 一指示燈;及 一控制單元,耦接所述第一連接器、所述指示燈和硬碟,透過所述第一連接器接收所述PCIE格式資料訊號、所述具有PCIE格式的第一控制訊號和具有I2C匯流排格式的第二控制訊號,並將所述PCIE格式資料訊號輸出給所述硬碟,且解碼所述具有PCIE格式的第一控制訊號和所述具有I2C匯流排格式的第二控制訊號,以分別控制所述指示燈和硬碟。A server system comprising: a motherboard, the motherboard comprising: a central processing unit, generating a Peripheral Component Interconnect Express (PCIE) format data signal, a first control signal having a PCIE format, and a second control signal having an inter-integrated circuit (I2C) bus bar format; and an expansion unit coupled to the central processing unit to transmit the PCIE format data signal, the PCIE format The first control signal and the second control signal having the I2C bus bar format; and a backplane, the backplane is coupled to the motherboard, and the backplane includes: a first connector, coupled And the control unit is coupled to the first connector, the indicator light and the hard disk, and receives the PCIE format data signal through the first connector, and the a first control signal in a PCIE format and a second control signal having an I2C bus format, and outputting the PCIE format data signal to the hard disk, and decoding the A first control signal having a PCIE format and the second control signal having an I2C bus format to separately control the indicator light and the hard disk. 如申請專利範圍第1項所述的伺服器系統,其中所述伺服器系統更包含一時脈訊號產生器和一南橋晶片,其中所述時脈訊號產生器產生時脈訊號,並將所述時脈訊號傳送到所述中央處理單元和所述南橋晶片。The server system of claim 1, wherein the server system further comprises a clock signal generator and a south bridge chip, wherein the clock signal generator generates a clock signal, and the time is The pulse signal is transmitted to the central processing unit and the south bridge wafer. 如申請專利範圍第1項所述的伺服器系統,其中所述主機板更包含一第一插槽,其耦接所述中央處理單元,所述擴充單元還包括一第二連接器和一第二插槽,其中所述第二連接器耦接所述第一插槽,所述第二插槽耦接所述第一連接器。The server system of claim 1, wherein the motherboard further comprises a first slot coupled to the central processing unit, the expansion unit further comprising a second connector and a first a second slot, wherein the second connector is coupled to the first slot, and the second slot is coupled to the first connector. 如申請專利範圍第3項所述的伺服器系統,其中所述第一插槽和所述第二連接器為具有PCIE傳輸協議的插槽和連接器。The server system of claim 3, wherein the first slot and the second connector are slots and connectors having a PCIE transport protocol. 如申請專利範圍第3項所述的伺服器系統,其中所述第二插槽和所述第一連接器為具有微串列小型電腦系統介面(Mini Serial Attached SCSI,Mini SAS)傳輸協議的插槽和連接器。The server system of claim 3, wherein the second slot and the first connector are plugs with a Mini Serial Attached SCSI (Mini SAS) transmission protocol. Slots and connectors. 如申請專利範圍第3項所述的伺服器系統,其中所述擴充單元為具有非揮發性記憶體儲存標準(Non-Volatile Memory Express,NVMe)的擴展卡。The server system of claim 3, wherein the expansion unit is an expansion card having a Non-Volatile Memory Express (NVMe). 如申請專利範圍第1項所述的伺服器系統,其中所述具有PCIE格式的第一控制訊號為PCIE格式的指示燈控制訊號,所述具有I2C匯流排格式的第二控制訊號為I2C匯流排格式的熱插拔控制訊號。The server system of claim 1, wherein the first control signal having the PCIE format is an indicator light control signal of the PCIE format, and the second control signal having the I2C bus format is an I2C bus. Format hot swap control signal. 如申請專利範圍第1項所述的伺服器系統,其中所述背板更包括一電源連接器,所述電源連接器產生電壓,以供電給所述硬碟。The server system of claim 1, wherein the backplane further comprises a power connector, the power connector generating a voltage to supply power to the hard disk. 如申請專利範圍第1項所述的伺服器系統,其中所述控制單元為PIC微控制器(PIC microcontroller)。The server system of claim 1, wherein the control unit is a PIC microcontroller. 如申請專利範圍第1項所述的伺服器系統,其中所述指示燈的顯示狀態對應於所述硬碟的工作狀態。The server system of claim 1, wherein the display state of the indicator light corresponds to an operating state of the hard disk.
TW105117194A 2016-06-01 2016-06-01 Server system TWI579699B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW105117194A TWI579699B (en) 2016-06-01 2016-06-01 Server system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW105117194A TWI579699B (en) 2016-06-01 2016-06-01 Server system

Publications (2)

Publication Number Publication Date
TWI579699B true TWI579699B (en) 2017-04-21
TW201810049A TW201810049A (en) 2018-03-16

Family

ID=59240987

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105117194A TWI579699B (en) 2016-06-01 2016-06-01 Server system

Country Status (1)

Country Link
TW (1) TWI579699B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI385502B (en) * 2010-03-10 2013-02-11 Liantec System Corp Horizontal stacking expansion configuration for motherboard
TWM463385U (en) * 2013-06-25 2013-10-11 Portwell Inc Detachable type expansion interface device
US20140289434A1 (en) * 2013-02-28 2014-09-25 Sridharan Ranganathan Leveraging an Enumeration and/or Configuration Mechanism of One Interconnect Protocol for a Different Interconnect Protocol
TWI468922B (en) * 2012-11-07 2015-01-11 Inventec Corp Electronic apparatus and management method thereof and rack server system
US20150120971A1 (en) * 2013-10-25 2015-04-30 Samsung Electronics Co., Ltd Server system and storage system
CN104615572A (en) * 2015-02-27 2015-05-13 苏州科达科技股份有限公司 Hot-plug processing system and method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI385502B (en) * 2010-03-10 2013-02-11 Liantec System Corp Horizontal stacking expansion configuration for motherboard
TWI468922B (en) * 2012-11-07 2015-01-11 Inventec Corp Electronic apparatus and management method thereof and rack server system
US20140289434A1 (en) * 2013-02-28 2014-09-25 Sridharan Ranganathan Leveraging an Enumeration and/or Configuration Mechanism of One Interconnect Protocol for a Different Interconnect Protocol
TWM463385U (en) * 2013-06-25 2013-10-11 Portwell Inc Detachable type expansion interface device
US20150120971A1 (en) * 2013-10-25 2015-04-30 Samsung Electronics Co., Ltd Server system and storage system
CN104615572A (en) * 2015-02-27 2015-05-13 苏州科达科技股份有限公司 Hot-plug processing system and method

Also Published As

Publication number Publication date
TW201810049A (en) 2018-03-16

Similar Documents

Publication Publication Date Title
US20210286754A1 (en) Method, Apparatus And System For Dynamic Control Of Clock Signaling On A Bus
EP3234788B1 (en) DATA TRANSMISSION USING PCIe PROTOCOL VIA USB PORT
US20220004516A1 (en) System, Apparatus And Method For Extended Communication Modes For A Multi-Drop Interconnect
US10127170B2 (en) High density serial over LAN management system
US20140013017A1 (en) I2c to multi-protocol communication
EP3035563A1 (en) High performance optical repeater
KR102147629B1 (en) Flexible server system
CN211427190U (en) Server circuit and mainboard based on Feiteng treater 2000+
KR20140000182A (en) Systems and methods for dynamic multi-link compilation partitioning
US20180293196A1 (en) System, Apparatus And Method For Link Training For A Multi-Drop Interconnect
US11226922B2 (en) System, apparatus and method for controlling duty cycle of a clock signal for a multi-drop interconnect
KR102243771B1 (en) Serial sideband signaling link
CN104834620A (en) SPI (serial peripheral interface) bus circuit, realization method and electronic equipment
CN108780430B (en) Sending Universal Serial Bus (USB) data over an alternate mode connection
US11921652B2 (en) Method, apparatus and system for device transparent grouping of devices on a bus
TWI581108B (en) Connector with USB Form Factor, Data Transmission Device and Data Storage Device Thereof
US9507744B2 (en) Handling two SGPIO channels using single SGPIO decoder on a backplane controller
WO2019052124A1 (en) Data processing method and electronic device
CN106020379A (en) Server system
TWI579699B (en) Server system
CN113836058B (en) Method, device, equipment and storage medium for exchanging data between boards
GB2542909A (en) Multi-server system interconnect
US20150039797A1 (en) Removable expansion interface device
CN204706031U (en) Serial peripheral equipment interface SPI bus circuit and electronic equipment
CN111858226B (en) Electronic device carrying non-volatile memory solid state disk