TWI497288B - Bios maintenance method - Google Patents

Bios maintenance method Download PDF

Info

Publication number
TWI497288B
TWI497288B TW102146618A TW102146618A TWI497288B TW I497288 B TWI497288 B TW I497288B TW 102146618 A TW102146618 A TW 102146618A TW 102146618 A TW102146618 A TW 102146618A TW I497288 B TWI497288 B TW I497288B
Authority
TW
Taiwan
Prior art keywords
output system
basic input
setting
basic
verification value
Prior art date
Application number
TW102146618A
Other languages
Chinese (zh)
Other versions
TW201525689A (en
Inventor
Tingting Chen
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW102146618A priority Critical patent/TWI497288B/en
Publication of TW201525689A publication Critical patent/TW201525689A/en
Application granted granted Critical
Publication of TWI497288B publication Critical patent/TWI497288B/en

Links

Description

基本輸入輸出系統維護方法Basic input and output system maintenance method

本發明係關於伺服器技術,特別係關於一種伺服器基本輸入輸出系統(basic input/output system,簡稱BIOS)的維護方法。The present invention relates to a server technology, and more particularly to a method for maintaining a basic input/output system (BIOS) of a server.

伺服器開機時,其基本輸入輸出系統會執行開機自我檢測(power-on self-test,簡稱POST),旨在初始化主機板上各項元件,為作業系統提供起碼的運行環境。初始化時基本輸入輸出系統需載入其設定,如用以提供作業系統的裝置被搜尋的順位(boot device sequence)、是否開啟主機板上特定功能等。基本輸入輸出系統作為伺服器的核心韌體,若無法存取正確的設定,將造成伺服器根本性地無法工作。實務上此設定可能因各種原因損毀、被清除或不與基本輸入輸出系統相容,如基本輸入輸出系統本身執行錯誤或更新版本時改變了設定格式。When the server is powered on, its basic input/output system performs power-on self-test (POST), which is designed to initialize various components on the motherboard to provide a minimum operating environment for the operating system. The basic input/output system needs to load its settings during initialization, such as the boot device sequence used to provide the operating system, whether to enable specific functions on the motherboard, and so on. The basic input/output system acts as the core firmware of the server. If the correct settings cannot be accessed, the server will not work at all. In practice, this setting may be corrupted, cleared, or not compatible with the basic input/output system for various reasons, such as changing the setting format when the basic I/O system itself performs an error or updates the version.

鑒於上述問題,本發明旨在利用智慧平臺管理介面(Intelligent Platform Management Interface,簡稱IPMI)中基板管理控制模塊獨立於中央處理器的特性,提供一種維護基本輸入輸出系統設定的方法。In view of the above problems, the present invention aims to provide a method for maintaining basic input/output system settings by utilizing the characteristics of the base station management control module in the Intelligent Platform Management Interface (IPMI) independently of the central processing unit.

本發明提供一種基本輸入輸出系統維護方法,其步 驟包含:一伺服器開機;判斷該伺服器的一第一存儲體所儲存的一基本輸入輸出系統第一設定是否有效;若該基本輸入輸出系統第一設定無效;該伺服器的一基本輸入輸出系統載入一基本輸入輸出系統默認設定;判斷該伺服器的一基板管理控制模塊所儲存的一基本輸入輸出系統第二設定是否有效;以及若該基本輸入輸出系統第二設定有效,將該基本輸入輸出系統第二設定儲存至該第一存儲體。在一實施例中,若該基本輸入輸出系統第二設定無效,前述步驟更包含將該基本輸入輸出系統默認設定儲存至該基板管理控制模塊。在一實施例中,前述步驟更包含將該基本輸入輸出系統默認設定的一驗證值儲存至該基板管理控制模塊。The invention provides a basic input and output system maintenance method, and the steps thereof The method includes: starting a server; determining whether a first input/output system stored in a first bank of the server is valid; if the first setting of the basic input/output system is invalid; a basic input of the server The output system loads a basic input/output system default setting; determines whether a second input/output system stored in a baseboard management control module of the server is valid; and if the basic input/output system second setting is valid, The second setting of the basic input/output system is stored to the first bank. In an embodiment, if the second setting of the basic input/output system is invalid, the foregoing step further includes storing the basic input/output system default setting to the baseboard management control module. In an embodiment, the foregoing step further includes storing a verification value that is set by default in the basic input/output system to the baseboard management control module.

在一實施例中,前述步驟更包含:若該基本輸入輸 出系統第一設定有效,判斷該第一存儲體中是否設有一旗標(flag)指示需要修改該基本輸入輸出系統的設定;若該第一存儲體中設有該旗標,修改該基本輸入輸出系統第一設定;以及將修改後的該基本輸入輸出系統第一設定儲存至該基板管理控制模塊,並清除該第一存儲體中的該旗標。In an embodiment, the foregoing step further comprises: if the basic input and output The first setting of the system is valid, and determining whether a flag is set in the first storage body indicates that the setting of the basic input/output system needs to be modified; if the flag is set in the first storage body, modifying the basic input Outputting the first setting of the system; and storing the modified first setting of the basic input/output system to the baseboard management control module, and clearing the flag in the first storage body.

在一實施例中,前述步驟更包含:該基本輸入輸出 系統取得該基本輸入輸出系統第一設定的一第一驗證值;該基本輸入輸出系統自該基板管理控制模塊取得該基本輸入輸出系統第二設定的一第二驗證值;若該第一存儲體中未設有該旗標,判斷該第一驗證值與該第二驗證值是否相同;若該第一驗證值與該第 二驗證值不同,判斷該基本輸入輸出系統第二設定是否有效;以及若該基本輸入輸出系統第二設定有效,將該基本輸入輸出系統第二設定儲存至該第一存儲體。在一實施例中,若該基本輸入輸出系統第二設定無效,前述步驟更包含將該基本輸入輸出系統第一設定儲存至該基板管理控制模塊,且該基本輸入輸出系統載入該基本輸入輸出系統第一設定。在一實施例中,若該第一驗證值與該第二驗證值相同,該基本輸入輸出系統載入該基本輸入輸出系統第一設定。In an embodiment, the foregoing steps further include: the basic input and output The system obtains a first verification value of the first setting of the basic input/output system; the basic input/output system acquires a second verification value of the second setting of the basic input/output system from the substrate management control module; if the first storage body The flag is not provided, and the first verification value is determined to be the same as the second verification value; if the first verification value is the same as the first And determining whether the second setting of the basic input/output system is valid; and if the second setting of the basic input/output system is valid, storing the second setting of the basic input/output system to the first storage body. In an embodiment, if the second setting of the basic input/output system is invalid, the foregoing step further includes storing the first setting of the basic input/output system to the baseboard management control module, and the basic input/output system loads the basic input and output. The first setting of the system. In an embodiment, if the first verification value is the same as the second verification value, the basic input output system loads the first setting of the basic input/output system.

在一實施例中,前述步驟更包含:該伺服器重新開 機;以及該基本輸入輸出系統自該第一存儲體載入被儲存至該第一存儲體的該基本輸入輸出系統第二設定。In an embodiment, the foregoing step further comprises: reopening the server And the basic input/output system loads the second setting of the basic input/output system stored to the first bank from the first bank.

在一實施例中,該第一存儲體係互補式金屬氧化物 半導體(complementary metal-oxide-semiconductor,簡稱CMOS)存儲晶片。In an embodiment, the first storage system complementary metal oxide A semiconductor (complementary metal-oxide-semiconductor, CMOS for short) memory wafer.

綜上所述,本發明中基本輸入輸出系統第一和第二 設定具有驗證值,且在一些實施例中尚配合有用以判斷其有效性的機制,基本輸入輸出系統在開機階段可據以選擇由原用以儲存其設定的存儲體載入基本輸入輸出系統第一設定,或自基板管理控制模塊載入基本輸入輸出系統第二設定。在其他實施例中,基本輸入輸出系統更可以視基本輸入輸出系統第二設定是否有效和第一存儲體中一旗標的存在,將所用設定由基板管理控制模塊備份。In summary, the basic input and output system of the present invention is first and second Setting a verification value, and in some embodiments, a mechanism for determining the validity of the basic input/output system, the basic input/output system can select the storage unit that is originally used to store its settings to load the basic input/output system. A setting, or loading the second setting of the basic input/output system from the baseboard management control module. In other embodiments, the basic input/output system can further back up the settings used by the baseboard management control module depending on whether the second setting of the basic input/output system is valid and the presence of a flag in the first bank.

以上關於本發明內容及以下關於實施方式之說明係 用以示範與闡明本發明之精神與原理,並提供對本發明之申請專利範圍更進一步之解釋。The above description of the present invention and the following description of the embodiments are The spirit and principle of the invention are set forth and illustrated, and further explanation of the scope of the invention is provided.

1‧‧‧伺服器1‧‧‧Server

10‧‧‧基本輸入輸出系統10‧‧‧Basic input and output system

11‧‧‧第一存儲體11‧‧‧First memory bank

12‧‧‧第二存儲體12‧‧‧Second storage

13‧‧‧基板管理控制模塊13‧‧‧Base Management Control Module

14‧‧‧基板管理控制器14‧‧‧Base Management Controller

16‧‧‧唯讀存儲體16‧‧‧Read-only memory

第1圖係依據本發明一實施例伺服器的高階方塊圖。1 is a high level block diagram of a server in accordance with an embodiment of the present invention.

第2圖係依據本發明一實施例基本輸入輸出系統維護方法的流程圖。2 is a flow chart showing a method of maintaining a basic input/output system according to an embodiment of the present invention.

以下在實施方式中敘述本發明之詳細特徵,其內容足以使任何熟習相關技藝者瞭解本發明之技術內容並據以實施,且依據本說明書所揭露之內容、申請專利範圍及圖式,任何熟習相關技藝者可輕易地理解本發明相關之目的及優點。以下實施例係進一步說明本發明之諸面向,但非以任何面向限制本發明之範疇。The detailed features of the present invention are described in the following description, which is sufficient for any skilled person to understand the technical contents of the present invention and to implement it, and according to the contents disclosed in the specification, the patent application scope and the drawings, any familiarity The related objects and advantages of the present invention will be readily understood by those skilled in the art. The following examples are intended to further illustrate the invention, but are not intended to limit the scope of the invention.

請參見第1圖。第1圖係依據本發明一實施例伺服器的高階方塊圖。如第1圖所示,伺服器1包含基本輸入輸出系統10、第一存儲體11、基板管理控制模塊13和唯讀存儲體16。基本輸入輸出系統10可以但不限於以低針數(Low Pin Count,簡稱LPC)匯流排耦接基板管理控制器14。第一存儲體11和唯讀存儲體16耦接基本輸入輸出系統10。為方便說明,實務上伺服器1可能尚包含的中央處理器、主要為中央處理器所用的記憶 體(如DIMM〔dual in-line memory module〕)、散熱模組、電源供應器、硬碟、磁碟陣列(如RAID〔redundant array of independent disks〕)卡以及對前述諸硬體的感測器等等未繪示於第1圖中。See Figure 1. 1 is a high level block diagram of a server in accordance with an embodiment of the present invention. As shown in FIG. 1, the server 1 includes a basic input/output system 10, a first bank 11, a substrate management control module 13, and a read-only memory bank 16. The basic input/output system 10 can be coupled to the substrate management controller 14 in a low pin count (LPC) bus bar. The first bank 11 and the read-only bank 16 are coupled to the basic input/output system 10. For convenience of explanation, in practice, the server 1 may still include a central processing unit, mainly for the memory used by the central processing unit. Body (such as a DIMM (dual in-line memory module), a heat dissipation module, a power supply, a hard disk, a disk array (such as a RAID array) card, and a sensor for the aforementioned hardware Etc. etc. are not shown in Figure 1.

基板管理控制模塊13包括基板管理控制器14(baseboard management controller,簡稱BMC)及第二存儲體12。第二存儲體12為非揮發性(non-volatile)存儲體。基板管理控制器14是智慧平臺管理介面的核心,監視伺服器1內多處感測器,以掌握和自動回報伺服器1內的溫度和電源穩定性等運作狀況,且可控制伺服器1的開機與關機。第二存儲體12以I2 C(Inter-Integrated Circuit)或SPI(Serial Peripheral Interface)等匯流排耦接基板管理控制模器14,於本實施例中,第二存儲體12作為基板管理控制模塊13的一存儲單元,用以儲存基本輸入輸出系統第二設定。第一存儲體11和第二存儲體12可以是快閃存儲體(flash memory)或其他類型的電氣可抹除可編程唯讀存儲體(electrically erasable programmable read-only memory,簡稱EEPROM)等非揮發性的儲存元件。在一實施例中,第一存儲體11是揮發性但帶電池的互補式金屬氧化物半導體存儲晶片,專用於存儲基本輸入輸出系統設定資訊。The substrate management control module 13 includes a baseboard management controller (BMC) and a second storage body 12. The second bank 12 is a non-volatile memory bank. The baseboard management controller 14 is the core of the smart platform management interface, and monitors multiple sensors in the server 1 to grasp and automatically report the operating conditions such as temperature and power stability in the server 1, and can control the server 1 Power on and off. The second bank 12 is coupled to the substrate management control module 14 by a busbar such as an I 2 C (Inter-Integrated Circuit) or an SPI (Serial Peripheral Interface). In this embodiment, the second bank 12 serves as a substrate management control module. A storage unit of 13 for storing a second setting of the basic input/output system. The first bank 11 and the second bank 12 may be non-volatile such as flash memory or other types of electrically erasable programmable read-only memory (EEPROM). Sexual storage components. In one embodiment, the first bank 11 is a volatile but battery-equipped complementary metal oxide semiconductor memory wafer dedicated to storing basic input and output system setting information.

基本輸入輸出系統10的運作涉及中央處理器和另一專用存儲體。此專用存儲體可以就是唯讀存儲體16,用以存放伺服器1開機時中央處理器透過其程式計數器(program counter)會首先讀取到的機器碼(machine code)和/或一組至少能使基 本輸入輸出系統10工作的基本輸入輸出系統默認設定。中央處理器執行前述機器碼即具基本輸入輸出系統10的功能。一般而言,基本輸入輸出系統10可視為一個完整獨立的功能區塊。The operation of the basic input output system 10 involves a central processing unit and another dedicated storage unit. The dedicated memory bank can be a read-only memory bank 16 for storing the machine code and/or a set of at least the CPU processor first read through the program counter when the server 1 is powered on. Base The basic input/output system of this input/output system 10 is set by default. The central processor executes the aforementioned machine code to function as the basic input/output system 10. In general, the basic input output system 10 can be viewed as a complete separate functional block.

值得一提的是,在一實施例中,任何對基本輸入輸出系統第一、第二或默認設定的存取皆包含以設定為一位元串(bit string)計算其驗證值,供確認設定中位元的正確性和可信性。驗證值可以是簡單的檢查碼(checksum)或雜湊值(hash value),如投以循環冗餘檢查(cyclic redundancy check,簡稱CRC)系列的函數所得的循環冗餘檢查驗證值。本發明視驗證值之計算為存取基本輸入輸出系統10的設定的固有成分,並不限定其應為基本輸入輸出系統10、基板管理控制器14或主機板上其他電路所執行。另外,由於任何存取基本輸入輸出系統第一、第二或默認設定的流程皆可能不正常中斷,原因如參數設定指令不完整或基板管理控制模塊13喪失電源等,在一實施例中,第一存儲體11、第二存儲體12和唯讀存儲體16對其所儲存的設定配合有一有效性標記,表示確認已完成前次對設定的有效存入,或表明所存入的設定是有效的。It is worth mentioning that, in an embodiment, any access to the first, second or default settings of the basic input/output system comprises calculating the verification value by setting it as a bit string for confirmation setting. The correctness and credibility of the median. The verification value may be a simple checksum or a hash value, such as a cyclic redundancy check verification value obtained by a function of a series of cyclic redundancy check (CRC). The present invention considers the verification value to be an inherent component of the settings of the basic input/output system 10, and is not limited to being performed by the basic input/output system 10, the substrate management controller 14, or other circuits on the motherboard. In addition, since any process of accessing the first, second or default settings of the basic input/output system may be abnormally interrupted, for example, the parameter setting command is incomplete or the substrate management control module 13 loses power, etc., in an embodiment, A bank 11, a second bank 12, and a read-only bank 16 have a validity flag associated with their stored settings, indicating that the previous valid deposit of the settings has been completed, or that the deposited settings are valid. of.

請配合第1圖參見第2圖。第2圖係依據本發明一實施例基本輸入輸出系統維護方法的流程圖。如第2圖所示,伺服器1開機(S201)後,於步驟S203中,基本輸入輸出系統10判斷基本輸入輸出系統第一設定是否有效。若基本輸入輸出系統第一設定有效,則執行步驟S205。若基本輸入輸出系統第一設定 無效,則於步驟S215中,基本輸入輸出系統10載入基本輸入輸出系統默認設定。具體而言,步驟S215可包括基本輸入輸出系統10將基本輸入輸出系統默認設定導入第一存儲體11,並載入第一存儲體11中的基本輸入輸出系統默認設定。於步驟S217中基本輸入輸出系統10再(透過基板管理控制模器14)判斷第二存儲體12中的基本輸入輸出系統第二設定是否有效。若基本輸入輸出系統第二設定無效,於步驟S219中基本輸入輸出系統10儲存基本輸入輸出系統默認設定至基板管理控制模塊13,計算出基本輸入輸出系統默認設定的驗證值,並將該值儲存至基板管理控制模塊13。具體而言,基本輸入輸出系統10透過基板管理控制器14將基本輸入輸出系統默認設定與其驗證值儲存至基板管理控制模塊13的第二存儲體12,寫入的基本輸入輸出系統默認設定會覆蓋掉第二存儲體12中原有的基本輸入輸出系統第二設定。若基本輸入輸出系統第二設定有效,則基本輸入輸出系統10執行步驟S213透過基板管理控制器14取得基本輸入輸出系統第二設定,並將基本輸入輸出系統第二設定儲存至第一存儲體11,覆蓋掉第一存儲體11中於步驟S215中載入的基本輸入輸出系統默認設定。隨後,基本輸入輸出系統10載入基本輸入輸出系統第二設定,繼續伺服器1其他元件的初始化。Please refer to Figure 2 in conjunction with Figure 1. 2 is a flow chart showing a method of maintaining a basic input/output system according to an embodiment of the present invention. As shown in Fig. 2, after the server 1 is powered on (S201), in step S203, the basic input/output system 10 determines whether the first setting of the basic input/output system is valid. If the first setting of the basic input/output system is valid, step S205 is performed. If the basic input and output system is the first setting If it is invalid, then in step S215, the basic input/output system 10 loads the basic input/output system default settings. Specifically, step S215 may include the basic input/output system 10 importing the basic input/output system default settings into the first bank 11 and loading the basic input/output system default settings in the first bank 11. In step S217, the basic input/output system 10 determines (through the substrate management control module 14) whether the second setting of the basic input/output system in the second bank 12 is valid. If the second setting of the basic input/output system is invalid, the basic input/output system 10 stores the default settings of the basic input/output system to the substrate management control module 13 in step S219, calculates the verification value of the default setting of the basic input/output system, and stores the value. To the substrate management control module 13. Specifically, the basic input/output system 10 stores the basic input/output system default settings and the verification values thereof to the second storage body 12 of the baseboard management control module 13 through the substrate management controller 14, and the basic input and output system default settings of the writes are overwritten. The second setting of the original basic input/output system in the second bank 12 is removed. If the second setting of the basic input/output system is valid, the basic input/output system 10 performs step S213 to obtain the second setting of the basic input/output system through the substrate management controller 14, and stores the second setting of the basic input/output system to the first storage body 11 The basic input/output system default setting loaded in step S215 in the first bank 11 is overwritten. Subsequently, the basic input/output system 10 loads the second setting of the basic input/output system, continuing the initialization of the other components of the server 1.

於步驟S205中,基本輸入輸出系統10判斷第一存儲體中是否設有旗標指示應修改其設定。此旗標可能是基本輸入輸出系統10的使用者介面或作業系統中存取基本輸入輸出系統 10的工具程式因應外部操作所設立,表示要對第一存儲體中的基本輸入輸出系統10的設定資訊進行修改。於步驟S223中,通過基本輸入輸出系統10對第一存儲體中的基本輸入輸出系統第一設定進行修改,比如可通過基本輸入輸出系統設置介面(BIOS setup interface)進行修改並保存,並於步驟S225基本輸入輸出系統10將修改後的基本輸入輸出系統第一設定儲存至基板管理控制模塊13,具體而言,基本輸入輸出系統10透過基板管理控制器14將修改後的基本輸入輸出系統第一設定儲存至第二存儲體12,第二存儲體12原有的基本輸入輸出系統第二設定被修改後的基本輸入輸出系統第一設定覆蓋。於步驟S227中基本輸入輸出系統10清除旗標,而使用者介面或工具程式可據以回應其操作者。In step S205, the basic input/output system 10 determines whether a flag is set in the first bank to indicate that its setting should be modified. This flag may be the user interface of the basic input/output system 10 or the access to the basic input and output system in the operating system. The tool of 10 is set up in response to an external operation, and indicates that the setting information of the basic input/output system 10 in the first bank is to be modified. In step S223, the basic input/output system first setting in the first bank is modified by the basic input/output system 10, for example, can be modified and saved through a BIOS setup interface. The S225 basic input/output system 10 stores the modified basic input/output system first setting to the substrate management control module 13. Specifically, the basic input/output system 10 transmits the modified basic input/output system through the substrate management controller 14 first. The setting is stored in the second bank 12, and the second setting of the original basic input/output system of the second bank 12 is overwritten by the first setting of the modified basic input/output system. The basic input/output system 10 clears the flag in step S227, and the user interface or utility can respond to its operator.

若基本輸入輸出系統第一設定有效且並未設立旗標,基本輸入輸出系統10於步驟S206中取得第一存儲體11中基本輸入輸出系統第一設定的第一驗證值,第一驗證值可以是基本輸入輸出系統10所運算得出。基本輸入輸出系統10於步驟S207中取得基板管理控制模塊13中的基本輸入輸出系統第二設定的第二驗證值。具體而言,基本輸入輸出系統10透過基板管理控制器14中取得第二存儲體12中基本輸入輸出系統第二設定的第二驗證值。於步驟S209中,基本輸入輸出系統10依據第一和第二驗證值是否相同,判斷基本輸入輸出系統第一和第二設定是否相同。若相同,則表示伺服器1沒有任何更動或異樣,基本輸入輸 出系統10可循正常開機程式於步驟S233中自第一存儲體11載入基本輸入輸出系統第一設定。若相異,於步驟S211中基本輸入輸出系統10再(透過基板管理控制器14)判斷第二存儲體12中的基本輸入輸出系統第二設定是否有效。步驟S211和S217類似。 若基本輸入輸出系統第二設定有效,則基本輸入輸出系統10執行步驟S213,基本輸入輸出系統第二設定覆蓋掉第一存儲體11中的基本輸入輸出系統第一設定。若基本輸入輸出系統第二設定亦無效,則於步驟S229中,基本輸入輸出系統10自第一存儲體11載入基本輸入輸出系統第一設定,並將此設定於步驟S231中儲存至基板管理控制模塊13。具體而言,基本輸入輸出系統10透過基板管理控制器14儲存基本輸入輸出系統第一設定至第二存儲體12(作為基本輸入輸出系統第二設定)。If the first setting of the basic input/output system is valid and the flag is not set, the basic input/output system 10 obtains the first verification value of the first setting of the basic input/output system in the first storage body 11 in step S206, and the first verification value may be It is calculated by the basic input and output system 10. The basic input/output system 10 acquires the second verification value of the second setting of the basic input/output system in the substrate management control module 13 in step S207. Specifically, the basic input/output system 10 acquires the second verification value of the second setting of the basic input/output system in the second bank 12 through the substrate management controller 14. In step S209, the basic input/output system 10 determines whether the first and second settings of the basic input/output system are the same according to whether the first and second verification values are the same. If they are the same, it means that there is no change or abnormality in server 1, basic input and output. The system 10 can load the basic input/output system first setting from the first bank 11 in step S233 following the normal boot process. If it is different, the basic input/output system 10 determines (via the substrate management controller 14) whether the second setting of the basic input/output system in the second bank 12 is valid in step S211. Steps S211 and S217 are similar. If the second setting of the basic input/output system is valid, the basic input/output system 10 performs step S213, and the second setting of the basic input/output system overwrites the first setting of the basic input/output system in the first bank 11. If the second setting of the basic input/output system is also invalid, in step S229, the basic input/output system 10 loads the first setting of the basic input/output system from the first bank 11, and sets the setting to the substrate management in step S231. Control module 13. Specifically, the basic input/output system 10 stores the basic input/output system first setting to the second bank 12 (as a basic input/output system second setting) through the substrate management controller 14.

在一實施例中,基板管理控制模塊13於第二存儲體12維護有一張參數對應表,用以指示基本輸入輸出系統第二設定的哪一個參數儲存於第二存儲體12中的哪一子區塊。具體而言,基板管理控制器14可在第二存儲體12開闢基本輸入輸出系統第二設定專用的區塊,而參數對應表描述此區塊中第幾至第幾位元組(byte)放置的是某某硬體的某種參數,且此參數有哪些可能的值。在更新基本輸入輸出系統10的機器碼使基本輸入輸出系統第一或默認設定中參數量相對基本輸入輸出系統第二設定有所增減時,對應表的存在有助於基本輸入輸出系統10透過基板管理控制器14無縫存取共通參數被備份的值。In an embodiment, the substrate management control module 13 maintains a parameter correspondence table in the second storage body 12 for indicating which one of the second settings of the second input of the second input/output system is stored in the second storage body 12. Block. Specifically, the substrate management controller 14 may open a block dedicated to the second setting of the basic input/output system in the second storage body 12, and the parameter correspondence table describes the first to the first few bytes (byte) in the block. Is a certain parameter of a certain hardware, and what possible values of this parameter. When the machine code of the basic input/output system 10 is updated such that the parameter amount in the first or default setting of the basic input/output system is increased or decreased relative to the second setting of the basic input/output system, the presence of the correspondence table facilitates the transmission of the basic input/output system 10. The baseboard management controller 14 seamlessly accesses the values that the common parameters are backed up.

綜上所述,本發明中基本輸入輸出系統第一和第二設定具有驗證值,且在一實施例中尚配合有用以判斷其有效性的機制,基本輸入輸出系統在開機階段可據以選擇由原用以儲存其設定的存儲體載入基本輸入輸出系統第一設定,或自基板管理控制模塊載入基本輸入輸出系統第二設定。在其他實施例中,基本輸入輸出系統更可以視基本輸入輸出系統第二設定是否有效和第一存儲體中一旗標的存在,將所用設定由基板管理控制模塊備份。本發明將IPMI的基板管理控制模塊引入基本輸入輸出系統的維護工作,使後者能經一系列的判斷取用備份、回復默認或正常載入,足以因應各種伺服器操作過程中基本輸入輸出系統與其設定主動或被動的變異。In summary, the first and second settings of the basic input/output system of the present invention have verification values, and in an embodiment, a mechanism is provided to determine the validity thereof, and the basic input/output system can be selected according to the startup stage. The first setting of the basic input/output system is loaded by the bank originally used to store its settings, or the second setting of the basic input/output system is loaded from the baseboard management control module. In other embodiments, the basic input/output system can further back up the settings used by the baseboard management control module depending on whether the second setting of the basic input/output system is valid and the presence of a flag in the first bank. The invention introduces the IPMI substrate management control module into the maintenance work of the basic input/output system, so that the latter can take backup, reply default or normal loading through a series of judgments, which is sufficient for the basic input/output system and various basic server operations thereof. Set active or passive variations.

雖然本發明以前述之實施例揭露如上,然其並非用以限定本發明。在不脫離本發明之精神和範圍內,所為之更動與潤飾,均屬本發明之專利保護範圍。關於本發明所界定之保護範圍請參考所附之申請專利範圍。Although the present invention has been disclosed above in the foregoing embodiments, it is not intended to limit the invention. It is within the scope of the invention to be modified and modified without departing from the spirit and scope of the invention. Please refer to the attached patent application for the scope of protection defined by the present invention.

Claims (10)

一種基本輸入輸出系統維護方法,包含:一伺服器開機;判斷該伺服器的一第一存儲體所儲存的一基本輸入輸出系統第一設定是否有效;若該基本輸入輸出系統第一設定無效,該伺服器的一基本輸入輸出系統載入一基本輸入輸出系統默認設定;判斷該伺服器的一基板管理控制模塊所儲存的一基本輸入輸出系統第二設定是否有效;以及若該基本輸入輸出系統第二設定有效,將該基本輸入輸出系統第二設定儲存至該第一存儲體。A basic input/output system maintenance method includes: starting a server; determining whether a first setting of a basic input/output system stored in a first storage body of the server is valid; if the first setting of the basic input/output system is invalid, A basic input/output system of the server loads a basic input/output system default setting; determines whether a second input/output system stored in a baseboard management control module of the server is valid; and if the basic input/output system The second setting is valid, and the second setting of the basic input/output system is stored to the first storage body. 如請求項1所述的基本輸入輸出系統維護方法,更包含:若該基本輸入輸出系統第一設定有效,判斷該第一存儲體中是否設有一旗標指示需要修改該基本輸入輸出系統的設定;若該第一存儲體中設有該旗標,修改該基本輸入輸出系統第一設定;以及將修改後的該基本輸入輸出系統第一設定儲存至該基板管理控制模塊,並清除該第一存儲體中的該旗標。The basic input/output system maintenance method of claim 1, further comprising: if the first setting of the basic input/output system is valid, determining whether a flag indication is provided in the first storage body, the setting of the basic input/output system needs to be modified. If the flag is set in the first storage body, modifying the first setting of the basic input/output system; and storing the modified first setting of the basic input/output system to the baseboard management control module, and clearing the first This flag in the bank. 如請求項2所述的基本輸入輸出系統維護方法,更包含:該基本輸入輸出系統取得該基本輸入輸出系統第一設定的一第一驗證值; 該基本輸入輸出系統自該基板管理控制模塊取得該基本輸入輸出系統第二設定的一第二驗證值;若該第一存儲體中未設有該旗標,判斷該第一驗證值與該第二驗證值是否相同;若該第一驗證值與該第二驗證值不同,判斷該基本輸入輸出系統第二設定是否有效;以及若該基本輸入輸出系統第二設定有效,將該基本輸入輸出系統第二設定儲存至該第一存儲體。The basic input/output system maintenance method of claim 2, further comprising: the basic input/output system obtaining a first verification value of the first setting of the basic input/output system; The basic input/output system obtains a second verification value of the second setting of the basic input/output system from the substrate management control module; if the flag is not provided in the first storage body, determining the first verification value and the first Whether the verification value is the same; if the first verification value is different from the second verification value, determining whether the second setting of the basic input/output system is valid; and if the basic setting of the basic input/output system is valid, the basic input/output system The second setting is stored to the first bank. 如請求項3所述的基本輸入輸出系統維護方法,更包含:若該基本輸入輸出系統第二設定無效,將該基本輸入輸出系統第一設定儲存至該基板管理控制模塊。The basic input/output system maintenance method of claim 3, further comprising: storing the first setting of the basic input/output system to the baseboard management control module if the second setting of the basic input/output system is invalid. 如請求項4所述的基本輸入輸出系統維護方法,更包含:若該基本輸入輸出系統第二設定無效,該基本輸入輸出系統載入該基本輸入輸出系統第一設定。The basic input/output system maintenance method of claim 4, further comprising: if the basic setting of the basic input/output system is invalid, the basic input/output system loads the first setting of the basic input/output system. 如請求項3所述的基本輸入輸出系統維護方法,更包含:若該第一驗證值與該第二驗證值相同,該基本輸入輸出系統載入該基本輸入輸出系統第一設定。The basic input/output system maintenance method of claim 3, further comprising: if the first verification value is the same as the second verification value, the basic input/output system loads the first setting of the basic input/output system. 如請求項1或3所述的基本輸入輸出系統維護方法,更包含:該伺服器重新開機;以及該基本輸入輸出系統自該第一存儲體載入被儲存至該第一存儲體的該基本輸入輸出系統第二設定。The basic input/output system maintenance method of claim 1 or 3, further comprising: restarting the server; and loading, by the basic input/output system from the first storage body, the basic stored to the first storage body Input and output system second setting. 如請求項1所述的基本輸入輸出系統維護方法,更包含: 若該基本輸入輸出系統第二設定無效,將該基本輸入輸出系統默認設定儲存至該基板管理控制模塊。The basic input/output system maintenance method as described in claim 1 further includes: If the second setting of the basic input/output system is invalid, the basic input/output system default setting is stored to the baseboard management control module. 如請求項8所述的基本輸入輸出系統維護方法,更包含:將該基本輸入輸出系統默認設定的一驗證值儲存至該基板管理控制模塊。The basic input/output system maintenance method of claim 8, further comprising: storing a verification value set by default in the basic input/output system to the baseboard management control module. 如請求項1所述的基本輸入輸出系統維護方法,其中該第一存儲體係互補式金屬氧化物半導體存儲晶片。The basic input/output system maintenance method of claim 1, wherein the first storage system is a complementary metal oxide semiconductor memory wafer.
TW102146618A 2013-12-17 2013-12-17 Bios maintenance method TWI497288B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW102146618A TWI497288B (en) 2013-12-17 2013-12-17 Bios maintenance method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102146618A TWI497288B (en) 2013-12-17 2013-12-17 Bios maintenance method

Publications (2)

Publication Number Publication Date
TW201525689A TW201525689A (en) 2015-07-01
TWI497288B true TWI497288B (en) 2015-08-21

Family

ID=54197640

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102146618A TWI497288B (en) 2013-12-17 2013-12-17 Bios maintenance method

Country Status (1)

Country Link
TW (1) TWI497288B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110113181A1 (en) * 2009-11-06 2011-05-12 Piwonka Mark A System and method for updating a basic input/output system (bios)
US20120166785A1 (en) * 2010-12-27 2012-06-28 Daisuke Wada Information processing apparatus, restoring method of bios setup, restoring program
TW201239759A (en) * 2011-03-18 2012-10-01 Phoenix Tech Ltd BIOS update method and computer system for using the same
TW201327392A (en) * 2011-12-27 2013-07-01 Hon Hai Prec Ind Co Ltd Electronic device capable of setting boot parameters and setting method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110113181A1 (en) * 2009-11-06 2011-05-12 Piwonka Mark A System and method for updating a basic input/output system (bios)
US20120166785A1 (en) * 2010-12-27 2012-06-28 Daisuke Wada Information processing apparatus, restoring method of bios setup, restoring program
TW201239759A (en) * 2011-03-18 2012-10-01 Phoenix Tech Ltd BIOS update method and computer system for using the same
TW201327392A (en) * 2011-12-27 2013-07-01 Hon Hai Prec Ind Co Ltd Electronic device capable of setting boot parameters and setting method

Also Published As

Publication number Publication date
TW201525689A (en) 2015-07-01

Similar Documents

Publication Publication Date Title
JP6198876B2 (en) Secure recovery apparatus and method
TWI584196B (en) Bios recovery management system, computer program product and method for bios restoration
TWI515660B (en) Firmware variable update method
US20150154092A1 (en) Bios maintenance method
US9122501B1 (en) System and method for managing multiple bios default configurations
CN105122262B (en) Redundant system guidance code in auxiliary non-volatile memories
US6965989B1 (en) System and method for fast reboot of a file server
US9846616B2 (en) Boot recovery system
TWI537748B (en) Apparatus, method and non-transitory computer-readable medium for network basic input/output system management
TW201715395A (en) Method for recovering a baseboard management controller and baseboard management controller
US20120117429A1 (en) Baseboard management controller and memory error detection method of computing device utilized thereby
US20150154091A1 (en) Bios maintenance method
US10684913B2 (en) Systems and methods for detecting errors and/or restoring non-volatile random access memory using error correction code
US20070136638A1 (en) System and method for checking and correcting bios errors
TW201510867A (en) Server system
US20140082346A1 (en) Method and System for Managing Basic Input/Output System (BIOS) Configuration Data of BIOS
US20090271660A1 (en) Motherboard, a method for recovering the bios thereof and a method for booting a computer
US20200250313A1 (en) Bios recovery and update
US20150154028A1 (en) Methods for accessing baseboard management controller
US20150149753A1 (en) Server and inspecting method thereof
US9417672B2 (en) Separate customizable thermal control table
US11226811B2 (en) Power safe offline download
US20200043529A1 (en) Intelligent dual inline memory module thermal controls for maximum uptime
JP5561791B2 (en) Information processing apparatus, information processing method, and information processing program
TWI497288B (en) Bios maintenance method

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees