TWI494812B - Touch integrated circuit device - Google Patents

Touch integrated circuit device Download PDF

Info

Publication number
TWI494812B
TWI494812B TW102120887A TW102120887A TWI494812B TW I494812 B TWI494812 B TW I494812B TW 102120887 A TW102120887 A TW 102120887A TW 102120887 A TW102120887 A TW 102120887A TW I494812 B TWI494812 B TW I494812B
Authority
TW
Taiwan
Prior art keywords
pads
signal
integrated circuit
terminal
circuit device
Prior art date
Application number
TW102120887A
Other languages
Chinese (zh)
Other versions
TW201447664A (en
Inventor
Shih Feng Huang
Original Assignee
Elan Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elan Microelectronics Corp filed Critical Elan Microelectronics Corp
Priority to TW102120887A priority Critical patent/TWI494812B/en
Priority to CN201310269117.5A priority patent/CN104238796B/en
Publication of TW201447664A publication Critical patent/TW201447664A/en
Application granted granted Critical
Publication of TWI494812B publication Critical patent/TWI494812B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15172Fan-out arrangement of the internal vias
    • H01L2924/15174Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15182Fan-in arrangement of the internal vias
    • H01L2924/15184Fan-in arrangement of the internal vias in different layers of the multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Description

觸控積體電路裝置Touch integrated circuit device

本發明是有關於一種積體電路裝置,且特別是有關於一種觸控積體電路裝置。The present invention relates to an integrated circuit device, and more particularly to a touch integrated circuit device.

現今許多具有觸控螢幕(touch screen)的電子產品,例如平板電腦(tablet)、智慧手機(smart phone)與筆記型電腦,已採用觸控感測基板來作為輸入裝置(input device)。觸控感測基板一般具有多條感測走線、多條驅動走線以及感測陣列,而感測陣列具有多個感測電極。感測走線與驅動走線分別連接感測陣列中在第一方向與第二方向上之感測電極,其中第一方向與第二方向垂直。Many electronic products with touch screens, such as tablets, smart phones, and notebook computers, have employed touch sensing substrates as input devices. The touch sensing substrate generally has a plurality of sensing traces, a plurality of driving traces, and a sensing array, and the sensing array has a plurality of sensing electrodes. The sensing traces and the driving traces are respectively connected to the sensing electrodes in the first direction and the second direction in the sensing array, wherein the first direction is perpendicular to the second direction.

目前有些電子產品需要較大尺寸的觸控感測基板。然而,觸控感測基板的尺寸越大,需要越長的感測走線及驅動走線,造成訊號傳輸的阻抗過高而影響準確性。對此,目前有些觸控感測基板的佈線(layout)會設計成第一方向上之感測電極的兩端透過感測走線而連接兩個接墊,第二方向上之感測電極的兩端透過驅動走線而連接其他兩個接墊。Some electronic products currently require a larger size touch sensing substrate. However, the larger the size of the touch sensing substrate, the longer the sensing trace and the driving trace are required, resulting in an excessive impedance of the signal transmission and affecting accuracy. In this regard, at present, the layout of the touch sensing substrate is designed such that the two ends of the sensing electrodes in the first direction are connected to the two pads through the sensing traces, and the sensing electrodes in the second direction are Both ends connect the other two pads through the drive trace.

用以電連接觸控感測基板的軟性印刷電路板(FPC)會在其內部設計短路線路,使第一方向上之感測電極的兩端彼此電連接,第二方向上之感測電極的兩端彼此電連接。然而,上述短路線路會佔據軟性印刷電路板較多面積,迫使增加軟性印刷電路板的尺寸,進而提高成本。A flexible printed circuit board (FPC) for electrically connecting the touch sensing substrate has a short circuit line disposed therein to electrically connect both ends of the sensing electrode in the first direction to each other, and the sensing electrode in the second direction Both ends are electrically connected to each other. However, the short circuit described above occupies a large area of the flexible printed circuit board, forcing the size of the flexible printed circuit board to be increased, thereby increasing the cost.

本發明提供一種觸控積體電路裝置,其應用於觸控感測基板,並用以改善上述短路線路佔據軟性印刷電路板較多面積的問題。The present invention provides a touch integrated circuit device that is applied to a touch sensing substrate and is used to improve the problem that the short circuit line occupies a large area of the flexible printed circuit board.

本發明其中一實施例提出一種觸控積體電路裝置,其用於電連接觸控感測基板(touch sensor substrate)。觸控感測基板具有多個第一接墊與多個第二接墊,而觸控積體電路裝置包括裸晶。此裸晶包括裸晶本體、多個第一信號墊以及多個第二信號墊。裸晶本體具有一平面。這些第一信號墊與這些第二信號墊裸露於平面。這些第二信號墊與這些第一信號墊相互電性絕緣,而這些第一信號墊形成多個第一端子組。這些第一信號墊的數量為這些第一端子組的數量的兩倍,其中各個第一端子組具有兩個第一信號墊,而同一個第一端子組中的兩個第一信號墊彼此電性導通。這些第一信號墊個別電連接這些第一接墊,而這些第二信號墊個別電連接這些第二接墊。One embodiment of the present invention provides a touch integrated circuit device for electrically connecting a touch sensor substrate. The touch sensing substrate has a plurality of first pads and a plurality of second pads, and the touch integrated circuit device includes bare crystals. The die includes a bare body, a plurality of first signal pads, and a plurality of second signal pads. The bare body has a flat surface. These first signal pads and these second signal pads are exposed to the plane. The second signal pads are electrically insulated from the first signal pads, and the first signal pads form a plurality of first terminal sets. The number of the first signal pads is twice the number of the first terminal groups, wherein each of the first terminal groups has two first signal pads, and the two first signal pads in the same first terminal group are electrically connected to each other Sexual conduction. The first signal pads are electrically connected to the first pads individually, and the second signal pads are electrically connected to the second pads individually.

本發明另一實施例提出一種觸控積體電路裝置,其包括裸晶以及載板。裸晶具有多個第一信號墊與多個第二信號墊。載板包括基板、多個第一上接合墊、多個第二上接合墊、多個第一下接合墊以及多個第二下接合墊。基板具有第一結合面以及相對第一結合面的第二結合面,而裸晶裝設於第一結合面上。這些第一上接合墊與第二上接合墊皆裸露於第一結合面。這些第一上接合墊分別連接這些第一信號墊,而這些第二上接合墊分別連接這些第二信號墊。這些第一上接合墊與這些第二上接合墊相互電性絕緣。這些第一下接合墊與這些第二下接合墊皆裸露於第二結合面。這些第一下接合墊分別電連接這些第一上接合墊,而這些第二下接合墊分別電連接這些第二上接合墊。這些第一下接合墊的數量為這些第一上接合墊的數量的兩倍,而各個第一上接合墊與每兩個第一下接合墊電性導通。Another embodiment of the present invention provides a touch integrated circuit device including a die and a carrier. The die has a plurality of first signal pads and a plurality of second signal pads. The carrier board includes a substrate, a plurality of first upper bonding pads, a plurality of second upper bonding pads, a plurality of first lower bonding pads, and a plurality of second lower bonding pads. The substrate has a first bonding surface and a second bonding surface opposite to the first bonding surface, and the bare crystal is mounted on the first bonding surface. The first upper bonding pad and the second upper bonding pad are exposed on the first bonding surface. The first upper bond pads are respectively connected to the first signal pads, and the second upper bond pads are respectively connected to the second signal pads. The first upper bond pads are electrically insulated from the second upper bond pads. The first lower bonding pads and the second lower bonding pads are exposed to the second bonding surface. The first lower bonding pads are electrically connected to the first upper bonding pads, respectively, and the second lower bonding pads are electrically connected to the second upper bonding pads, respectively. The number of the first lower bonding pads is twice the number of the first upper bonding pads, and each of the first upper bonding pads is electrically connected to each of the two first lower bonding pads.

本發明另一實施例提出一種觸控積體電路裝置,其用於連接上述觸控感測基板。觸控積體電路裝置包括多個第一端子墊與多個第二端子墊,其中第一端子墊與第二端子墊皆為信號墊。這些第一端子墊用於分別電連接這些第一接墊。這些第一端子墊的數量 與這些第一接墊的數量相同,而這些第一端子墊的數量為偶數,其中每兩個第一端子墊形成一個第一端子對,而同一個第一端子對中的兩個第一端子墊彼此電性導通。這些第二端子墊用於分別電連接這些第二接墊,且這些第二端子墊的數量與這些第二接墊的數量相同。Another embodiment of the present invention provides a touch integrated circuit device for connecting the touch sensing substrate. The touch integrated circuit device includes a plurality of first terminal pads and a plurality of second terminal pads, wherein the first terminal pads and the second terminal pads are all signal pads. These first terminal pads are used to electrically connect the first pads, respectively. The number of these first terminal pads The number of the first pads is the same, and the number of the first terminal pads is an even number, wherein each of the two first terminal pads forms a first terminal pair, and the two first terminals of the same first terminal pair The pads are electrically connected to each other. The second terminal pads are used to electrically connect the second pads, respectively, and the number of the second terminal pads is the same as the number of the second pads.

基於上述,利用每兩個彼此電性導通的信號墊(例如第一端子墊、第一信號墊或第一下接合墊),本發明能在裸晶或載板內設計短路線路,以減輕觸控感測基板的電阻對觸控電路運作的影響,同時改善上述軟性印刷電路板之短路線路所造成的問題。相較於習知技術,本發明有助於縮小這類具觸控螢幕之電子產品的體積,並能降低成本。Based on the above, with each of two signal pads electrically connected to each other (for example, the first terminal pad, the first signal pad or the first lower bonding pad), the present invention can design a short circuit in the bare crystal or the carrier to reduce the touch. Controlling the influence of the resistance of the sensing substrate on the operation of the touch circuit, and simultaneously improving the problems caused by the short circuit of the above flexible printed circuit board. Compared with the prior art, the present invention helps to reduce the size of such touch-screen electronic products and reduce the cost.

10‧‧‧觸控感測基板10‧‧‧Touch sensing substrate

20‧‧‧異方向性導電膜20‧‧‧Transverse conductive film

21‧‧‧導電粒子21‧‧‧Electrical particles

40‧‧‧電路板40‧‧‧ boards

41、51、52‧‧‧接墊41, 51, 52‧‧‧ pads

50‧‧‧軟式電路基板50‧‧‧Soft circuit board

200、300、400a、400b‧‧‧觸控積體電路裝置200, 300, 400a, 400b‧‧‧ touch integrated circuit device

213a、442‧‧‧平面213a, 442‧‧ plane

225a、225b、431、432‧‧‧連線225a, 225b, 431, 432‧‧‧ connection

210、310‧‧‧裸晶210, 310‧‧‧ bare crystal

211、311、410‧‧‧第一信號墊211, 311, 410‧‧‧ first signal pad

212、312、420‧‧‧第二信號墊212, 312, 420‧‧‧ second signal pad

213、440‧‧‧裸晶本體213, 440‧‧‧ bare body

220、320‧‧‧載板220, 320‧‧‧ carrier board

221、B21‧‧‧第一下接合墊221, B21‧‧‧ first joint pad

222、B22‧‧‧第二下接合墊222, B22‧‧‧Second lower joint pad

223、B11‧‧‧第一上接合墊223, B11‧‧‧ first upper bonding pad

224、B12‧‧‧第二上接合墊224, B12‧‧‧Second upper bonding pad

226、322‧‧‧基板226, 322‧‧‧ substrate

226a‧‧‧第一結合面226a‧‧‧ first joint

226b‧‧‧第二結合面226b‧‧‧second joint

324‧‧‧內連線結構324‧‧‧Interconnection structure

330‧‧‧模封塊330‧‧‧Mold block

B1‧‧‧導電凸塊B1‧‧‧ Conductive bumps

I1、I2‧‧‧內層電路層I1, I2‧‧‧ inner circuit layer

P1、P2、P3‧‧‧導電柱P1, P2, P3‧‧‧ conductive column

P11‧‧‧第一接墊P11‧‧‧first mat

S1‧‧‧焊料塊S1‧‧‧ solder block

圖1A是本發明另一實施例的觸控積體電路裝置的俯視示意圖。1A is a schematic top plan view of a touch integrated circuit device according to another embodiment of the present invention.

圖1B是圖1A中沿線I-I剖面所繪製的剖面示意圖。Figure 1B is a schematic cross-sectional view taken along line I-I of Figure 1A.

圖1C是圖1A中沿線II-II剖面所繪製的剖面示意圖。Figure 1C is a schematic cross-sectional view taken along line II-II of Figure 1A.

圖2A是本發明另一實施例的觸控積體電路裝置的俯視示意圖。2A is a schematic top plan view of a touch integrated circuit device according to another embodiment of the present invention.

圖2B是圖2A中沿線III-III剖面所繪製的剖面示意圖。Figure 2B is a schematic cross-sectional view taken along line III-III of Figure 2A.

圖3是本發明另一實施例的觸控積體電路裝置的底視示意圖。3 is a bottom plan view of a touch integrated circuit device according to another embodiment of the present invention.

圖4是本發明另一實施例的觸控積體電路裝置的底視示意圖。4 is a bottom plan view of a touch integrated circuit device according to another embodiment of the present invention.

圖1A是本發明一實施例的觸控積體電路裝置的俯視示意圖。請參閱圖1A,觸控積體電路裝置200可以應用於觸控輸入裝置(touch input device),其例如是觸控螢幕或觸控板(touchpad)。上述觸控板為不透光的觸控輸入裝置,其可以作為筆記型電腦的輸入裝置。另外,觸控積體電路裝置200也可以應用於圖形輸入板(graphics tablet)。1A is a schematic top plan view of a touch integrated circuit device according to an embodiment of the present invention. Referring to FIG. 1A , the touch integrated circuit device 200 can be applied to a touch input device, such as a touch screen or a touch pad. The touch panel is an opaque touch input device, which can be used as an input device of a notebook computer. In addition, the touch integrated circuit device 200 can also be applied to a graphics tablet.

觸控積體電路裝置200連接觸控感測基板10,以使電信號能在觸控積體電路裝置200與觸控感測基板10之間傳輸。此外,觸 控感測基板10可為電容式觸控感測基板(capacitive touch sensor substrate)或電阻式觸控感測基板(resistive touch sensor substrate)。The touch integrated circuit device 200 is connected to the touch sensing substrate 10 to enable electrical signals to be transmitted between the touch integrated circuit device 200 and the touch sensing substrate 10 . In addition, touch The touch sensing substrate 10 can be a capacitive touch sensor substrate or a resistive touch sensor substrate.

圖1B是圖1A中沿線I-I剖面所繪製的剖面示意圖。請參閱圖1A與圖1B,觸控感測基板10具有多個第一接墊P11與多個第二接墊(未繪示),其中第一接墊P11與第二接墊二者的結構係相同。此外,觸控感測基板10更具有多條感測走線、多條驅動走線以及感測陣列(感測走線、驅動走線及感測陣列皆未繪示)。第一接墊P11經由感測走線與感測陣列相連接,而第二接墊經由驅動走線與感測陣列相連接。其中,本實施例之感測陣列中在第一方向上的感測電極用以接收感測信號,且第一方向上之感測電極的兩端分別連接兩個第一接墊P11。在第二方向上的感測電極用以輸出驅動信號,且第二方向上之感測電極的兩端分別連接兩個第二接墊。Figure 1B is a schematic cross-sectional view taken along line I-I of Figure 1A. Referring to FIG. 1A and FIG. 1B , the touch sensing substrate 10 has a plurality of first pads P11 and a plurality of second pads (not shown), wherein the structures of the first pads P11 and the second pads are The same. In addition, the touch sensing substrate 10 further has a plurality of sensing traces, a plurality of driving traces, and a sensing array (the sensing traces, the driving traces, and the sensing array are not shown). The first pad P11 is connected to the sensing array via the sensing trace, and the second pad is connected to the sensing array via the driving trace. The sensing electrodes in the first direction of the sensing array of the embodiment are configured to receive the sensing signals, and the two ends of the sensing electrodes in the first direction are respectively connected to the two first pads P11. The sensing electrodes in the second direction are used to output driving signals, and the two ends of the sensing electrodes in the second direction are respectively connected to the two second pads.

觸控積體電路裝置200係包括裸晶210與載板220,其中裸晶210裝設在載板220上,並電連接載板220。這裡及後續內容所說的裸晶皆是指經過切割(dicing),但還沒有封裝(packaged)的晶圓(wafer)。載板220為單層電路板(single layer circuit board),並且為軟膜基板(film)。所以,載板220具有可撓曲性。此外,裸晶210可利用晶粒軟模封裝(Chip On Film,COF)的方法裝設在載板220上。The touch integrated circuit device 200 includes a die 210 and a carrier 220. The die 210 is mounted on the carrier 220 and electrically connected to the carrier 220. Here and in the following, the bare crystal refers to a wafer that has been dicing but has not been packaged. The carrier 220 is a single layer circuit board and is a flexible film. Therefore, the carrier plate 220 has flexibility. In addition, the die 210 may be mounted on the carrier 220 by a method of chip on-film (COF).

載板220包括多個第一下接合墊221、多個第二下接合墊222、多個第一上接合墊223以及多個第二上接合墊224,其中第一下接合墊221與第二下接合墊222兩者的結構相同,而第一上接合墊223與第二上接合墊224兩者的結構相同。這些第一下接合墊221分別電連接這些第一上接合墊223,而這些第二下接合墊222分別電連接這些第二上接合墊224。The carrier 220 includes a plurality of first lower bonding pads 221, a plurality of second lower bonding pads 222, a plurality of first upper bonding pads 223, and a plurality of second upper bonding pads 224, wherein the first lower bonding pads 221 and the second The lower bonding pads 222 have the same structure, and the first upper bonding pads 223 and the second upper bonding pads 224 have the same structure. The first lower bonding pads 221 are electrically connected to the first upper bonding pads 223, respectively, and the second lower bonding pads 222 are electrically connected to the second upper bonding pads 224, respectively.

在本實施例中,第二下接合墊222的數量與第二上接合墊224的數量相等,而第一下接合墊221的數量為第一上接合墊223的 數量的兩倍,所以第一下接合墊221的數量為偶數。各個第一上接合墊223與每兩個第一下接合墊221電性導通,且第一上接合墊223可以與第二上接合墊224相互電性絕緣。此外,這些第一上接合墊223可以彼此電性絕緣,而這些第二上接合墊224可以彼此電性絕緣。In the present embodiment, the number of the second lower bonding pads 222 is equal to the number of the second upper bonding pads 224, and the number of the first lower bonding pads 221 is the first upper bonding pads 223. The number is twice, so the number of the first lower bonding pads 221 is an even number. Each of the first upper bonding pads 223 is electrically connected to each of the two first lower bonding pads 221 , and the first upper bonding pads 223 can be electrically insulated from the second upper bonding pads 224 . Moreover, the first upper bond pads 223 can be electrically insulated from each other, and the second upper bond pads 224 can be electrically insulated from each other.

載板220更包括多條連線225a以及多條連線225b。各條連線225a連接每一個第一上接合墊223與每兩個第一下接合墊221,而利用連線225a能使載板220內形成短路線路,二個第一下接合墊221電連接一個第一上接合墊223。各條連線225b連接每一個第二上接合墊224與每一個第二下接合墊222,以使這些第二下接合墊222分別電連接這些第二上接合墊224。此外,連線225a與連線225b兩者的線寬介於0.01公厘至0.1公厘之間。The carrier 220 further includes a plurality of wires 225a and a plurality of wires 225b. Each of the wires 225a is connected to each of the first upper bonding pads 223 and each of the two first lower bonding pads 221, and the wiring 225a is used to form a short circuit in the carrier 220, and the two first lower bonding pads 221 are electrically connected. A first upper bond pad 223. Each of the wires 225b connects each of the second upper bonding pads 224 and each of the second lower bonding pads 222 such that the second lower bonding pads 222 are electrically connected to the second upper bonding pads 224, respectively. Further, the line width of both the wire 225a and the wire 225b is between 0.01 mm and 0.1 mm.

由於載板220為單層電路板,所以載板220只具有一層電路層,而連線225a、連線225b、第一下接合墊221、第二下接合墊222、第一上接合墊223以及第二上接合墊224為上述電路層的其中一部分。Since the carrier 220 is a single-layer circuit board, the carrier 220 has only one circuit layer, and the wiring 225a, the wiring 225b, the first lower bonding pad 221, the second lower bonding pad 222, the first upper bonding pad 223, and The second upper bond pad 224 is part of the circuit layer described above.

載板220能連接觸控感測基板10。具體而言,載板220更包括基板226,而連線225a與連線225b皆位於基板226內,其中構成基板226的材料可為具有可撓性的高分子材料,例如聚醯亞胺(Polymide,PI),且基板226可由兩層高分子材料層堆疊而形成。The carrier 220 can be connected to the touch sensing substrate 10. Specifically, the carrier 220 further includes a substrate 226, and the connection 225a and the connection 225b are located in the substrate 226, wherein the material constituting the substrate 226 may be a flexible polymer material, such as polymethylene (Polymide). , PI), and the substrate 226 can be formed by stacking two layers of polymer materials.

基板226具有第一結合面226a與相對第一結合面226a的第二結合面226b,其中這些第一下接合墊221皆裸露於第二結合面226b,如圖1B所示。由於第一下接合墊221與第二下接合墊222兩者的結構相同,因此第二下接合墊222的剖面結構如同圖1B所示的第一下接合墊221,即第二下接合墊222也皆裸露於第二結合面226b。The substrate 226 has a first bonding surface 226a and a second bonding surface 226b opposite to the first bonding surface 226a, wherein the first lower bonding pads 221 are exposed on the second bonding surface 226b, as shown in FIG. 1B. Since the first lower bonding pad 221 and the second lower bonding pad 222 have the same structure, the second lower bonding pad 222 has a cross-sectional structure like the first lower bonding pad 221 shown in FIG. 1B, that is, the second lower bonding pad 222. Also exposed to the second bonding surface 226b.

第一下接合墊221係為用於電連接第一接墊P11的第一端子墊,而第二下接合墊222係為用於電連接第二接墊的第二端子墊, 其中每兩個第一端子墊(第一下接合墊221)形成一個第一端子對,而同一個第一端子對中的兩個第一端子墊彼此電性導通。此外,第一下接合墊221與第二下接合墊222彼此電性絕緣。The first lower bonding pad 221 is a first terminal pad for electrically connecting the first pad P11, and the second lower bonding pad 222 is a second terminal pad for electrically connecting the second pad. Each of the two first terminal pads (the first lower bonding pads 221) forms a first terminal pair, and the two first terminal pads of the same first terminal pair are electrically connected to each other. In addition, the first lower bonding pad 221 and the second lower bonding pad 222 are electrically insulated from each other.

第一下接合墊221與第一接墊P11之間,以及第二下接合墊222與第二接墊之間的電連接方式有多種。例如,第一下接合墊221與第二下接合墊可利用焊料塊來分別電連接第一接墊P11與第二接墊。在本實施例中,這些第一下接合墊221與第二下接合墊222亦可採用異方向性導電膜(ACF)20來分別電連接第一接墊P11與第二接墊。利用異方向性導電膜20所含有的多個導電粒子21,使第一下接合墊221得以與第一接墊P11電性導通,第二下接合墊222得以與第二接墊電性導通。There are various electrical connections between the first lower bonding pad 221 and the first pad P11, and between the second lower bonding pad 222 and the second pad. For example, the first lower bonding pad 221 and the second lower bonding pad may electrically connect the first pad P11 and the second pad respectively by using a solder bump. In this embodiment, the first lower bonding pad 221 and the second lower bonding pad 222 may also be electrically connected to the first pad P11 and the second pad by using an anisotropic conductive film (ACF) 20, respectively. The first lower bonding pads 221 are electrically connected to the first pads P11 by the plurality of conductive particles 21 included in the anisotropic conductive film 20, and the second lower bonding pads 222 are electrically connected to the second pads.

圖1C是圖1A中沿線II-II剖面所繪製的剖面示意圖。請參閱圖1A與圖1C,裸晶210包括多個第一信號墊211、多個第二信號墊212以及裸晶本體213。裸晶本體213具有平面213a,本實施例中平面213a係為裸晶本體213之底面,而第一信號墊211與第二信號墊212皆裸露於平面213a。此外,第二信號墊212與第一信號墊211相互電性絕緣。Figure 1C is a schematic cross-sectional view taken along line II-II of Figure 1A. Referring to FIG. 1A and FIG. 1C , the die 210 includes a plurality of first signal pads 211 , a plurality of second signal pads 212 , and a bare body 213 . The bare body 213 has a plane 213a. In this embodiment, the plane 213a is a bottom surface of the bare body 213, and the first signal pad 211 and the second signal pad 212 are exposed on the plane 213a. In addition, the second signal pad 212 and the first signal pad 211 are electrically insulated from each other.

這些第一上接合墊223與這些第二上接合墊224皆裸露於第一結合面226a,而裸晶210裝設於第一結合面226a上。這些第一上接合墊223分別電性導通這些第一信號墊211,而這些第二上接合墊224分別電性導通這些第二信號墊212。The first upper bonding pads 223 and the second upper bonding pads 224 are exposed on the first bonding surface 226a, and the bare crystals 210 are mounted on the first bonding surface 226a. The first upper bonding pads 223 electrically conduct the first signal pads 211, and the second upper bonding pads 224 electrically conduct the second signal pads 212, respectively.

在本實施例中,第一上接合墊223以及第二上接合墊224可以利用多個導電凸塊(conductive bump)B1來電連接第一信號墊211與第二信號墊212,如圖1C所示,其中導電凸塊B1會凸出第一結合面226a,而構成導電凸塊B1的材料可以是金、銀或銅等具有高導電率的金屬材料。In this embodiment, the first upper bonding pad 223 and the second upper bonding pad 224 can electrically connect the first signal pad 211 and the second signal pad 212 by using a plurality of conductive bumps B1, as shown in FIG. 1C. The conductive bump B1 may protrude from the first bonding surface 226a, and the material constituting the conductive bump B1 may be a metal material having high conductivity such as gold, silver or copper.

不過,在其他實施例中,第一上接合墊223與第二上接合墊224也可不採用導電凸塊B1,而改用焊料塊、異方向性導電膜20 (請參閱圖1B)或金屬膠(例如銀膠或錫膏)來電連接第一信號墊211與第二信號墊212。However, in other embodiments, the first upper bonding pad 223 and the second upper bonding pad 224 may not use the conductive bumps B1, but instead use the solder bumps, the anisotropic conductive film 20 (See FIG. 1B) or a metal glue (such as silver paste or solder paste) to electrically connect the first signal pad 211 and the second signal pad 212.

這些第一信號墊211可以是多個信號接收端,而這些第二信號墊212可以是多個信號發射端。因此,裸晶210能從這些第二信號墊212發出驅動信號,而此驅動信號能經由第二上接合墊224、連線225b以及第二下接合墊222輸入至觸控感測基板10的感測電極。此外,裸晶210能從這些第一信號墊211接收來自觸控感測基板10感測電極所輸出的感測信號。The first signal pads 211 may be a plurality of signal receiving ends, and the second signal pads 212 may be a plurality of signal transmitting terminals. Therefore, the die 210 can emit a driving signal from the second signal pads 212, and the driving signal can be input to the touch sensing substrate 10 via the second upper bonding pad 224, the wiring 225b, and the second lower bonding pad 222. Measuring electrode. In addition, the bare crystal 210 can receive the sensing signals output from the sensing electrodes of the touch sensing substrate 10 from the first signal pads 211.

在本實施例的觸控感測基板10中,上述感測電極條的兩端會經由感測走線而電連接兩個第一下接合墊221,其中這兩個第一下接合墊221連接同一條連線225a。因此,利用載板220內的這些連線225a,裸晶210能與這些感測走線並聯,以降低觸控積體電路裝置200與感測走線之間的電阻。In the touch sensing substrate 10 of the embodiment, the two ends of the sensing electrode strip are electrically connected to the two first lower bonding pads 221 via the sensing traces, wherein the two first lower bonding pads 221 are connected. The same line 225a. Therefore, by using the wires 225a in the carrier 220, the die 210 can be connected in parallel with the sensing traces to reduce the resistance between the touch integrated circuit device 200 and the sensing trace.

須說明的是,在本實施例中,第一信號墊211為信號接收端,而第二信號墊212為信號發射端。然而,在其他實施例中,第一信號墊211可以是信號發射端,而第二信號墊212可以是信號接收端。在第一信號墊211為信號發射端,而第二信號墊212為信號接收端的情況中,兩個第一信號墊211經由一條連線225a而電連接同一條驅動電極條。因此,利用連線225a,裸晶210可以從兩個第一信號墊211發出相同的驅動信號至其中一條驅動電極條的兩端,以增加驅動信號的功率,減少驅動信號失真的程度。It should be noted that, in this embodiment, the first signal pad 211 is a signal receiving end, and the second signal pad 212 is a signal transmitting end. However, in other embodiments, the first signal pad 211 can be a signal transmitting end and the second signal pad 212 can be a signal receiving end. In the case where the first signal pad 211 is a signal transmitting end and the second signal pad 212 is a signal receiving end, the two first signal pads 211 are electrically connected to the same driving electrode strip via a connecting line 225a. Therefore, with the connection 225a, the bare crystal 210 can emit the same driving signal from the two first signal pads 211 to both ends of one of the driving electrode strips to increase the power of the driving signal and reduce the degree of distortion of the driving signal.

基於上述,連線225a能在載板220內形成短路線路,且連線225a與連線225b兩者的線寬介於0.01公厘至0.1公厘之間。這樣的線寬小於習知軟性印刷電路板的走線寬度,因而利於縮小載板220的尺寸。相較於習知軟性印刷電路板,載板220具有較小的尺寸以及較低的成本。如此,觸控積體電路裝置200不僅能減輕觸控感測基板10的電阻對觸控電路運作的影響,同時還有助於縮小電子產品的體積以及降低成本。Based on the above, the wire 225a can form a short circuit in the carrier 220, and the line width of both the wire 225a and the wire 225b is between 0.01 mm and 0.1 mm. Such a line width is smaller than the trace width of a conventional flexible printed circuit board, thereby facilitating the reduction of the size of the carrier 220. Compared to conventional flexible printed circuit boards, carrier 220 has a smaller size and lower cost. As such, the touch integrated circuit device 200 not only reduces the influence of the resistance of the touch sensing substrate 10 on the operation of the touch circuit, but also helps to reduce the size of the electronic product and reduce the cost.

圖2A是本發明另一實施例的觸控積體電路裝置的俯視示意圖,而圖2B是圖2A中沿線III-III剖面所繪製的剖面示意圖。請參閱圖2A與圖2B,觸控積體電路裝置300包括裸晶310與載板320,而裸晶310裝設在載板320上,並電連接載板320。裸晶310包括多個第一信號墊311與多個第二信號墊312,而第一信號墊311可與第二信號墊312相互電性絕緣。2A is a top plan view of a touch integrated circuit device according to another embodiment of the present invention, and FIG. 2B is a cross-sectional view taken along line III-III of FIG. 2A. Referring to FIG. 2A and FIG. 2B , the touch integrated circuit device 300 includes a die 310 and a carrier 320 , and the die 310 is mounted on the carrier 320 and electrically connected to the carrier 320 . The die 310 includes a plurality of first signal pads 311 and a plurality of second signal pads 312, and the first signal pads 311 are electrically insulated from the second signal pads 312.

載板320包括多個第一下接合墊B21、多個第二下接合墊B22、多個第一上接合墊B11以及多個第二上接合墊B12,其中第一下接合墊B21與第一上接合墊B11電性導通,而第二下接合墊B22與第二上接合墊B12電性導通。此外,第一上接合墊B11可與第二上接合墊B12相互電性絕緣,而第一下接合墊B21可與第二下接合墊B22相互電性絕緣。The carrier 320 includes a plurality of first lower bonding pads B21, a plurality of second lower bonding pads B22, a plurality of first upper bonding pads B11, and a plurality of second upper bonding pads B12, wherein the first lower bonding pads B21 and the first The upper bonding pad B11 is electrically turned on, and the second lower bonding pad B22 is electrically connected to the second upper bonding pad B12. In addition, the first upper bonding pad B11 can be electrically insulated from the second upper bonding pad B12, and the first lower bonding pad B21 can be electrically insulated from the second lower bonding pad B22.

在裸晶310裝設在載板320上之後,第一信號墊311會電連接第一上接合墊B11,而第二信號墊312會電連接第二上接合墊B12,其中第一信號墊311與第二信號墊312可利用焊料塊S1或異方向性導電膜20(如圖1B所示)等方式來電連接第一上接合墊B11與第二上接合墊B12。After the bare die 310 is mounted on the carrier 320, the first signal pad 311 is electrically connected to the first upper bonding pad B11, and the second signal pad 312 is electrically connected to the second upper bonding pad B12, wherein the first signal pad 311 The first upper bonding pad B11 and the second upper bonding pad B12 can be electrically connected to the second signal pad 312 by means of the solder bump S1 or the anisotropic conductive film 20 (as shown in FIG. 1B).

載板320可以裝設在電路板40上,其中第一下接合墊B21與第二下接合墊B22可以利用焊料塊S1或異方向性導電膜20等方式來電連接電路板40的接墊41。另外,觸控積體電路裝置300可以包括模封塊(molding compound)330,而模封塊330包覆並密封裸晶310。此外,裸晶310、模封塊330及載板320可以形成一塊封裝晶片(packaged chip)。The carrier 320 may be mounted on the circuit board 40. The first lower bonding pad B21 and the second lower bonding pad B22 may be electrically connected to the pads 41 of the circuit board 40 by using the solder bumps S1 or the anisotropic conductive film 20 or the like. In addition, the touch integrated circuit device 300 may include a molding compound 330, and the mold block 330 covers and seals the die 310. In addition, the die 310, the die block 330, and the carrier 320 may form a packaged chip.

電路板40可為硬式電路基板,並電連接一片軟式電路基板50,其中電路板40與軟式電路基板50可以整合成一塊軟硬電路板(flexible rigid circuit board)。軟式電路基板50具有多個接墊51與52。接墊51係為用於電連接第一接墊P11的第一端子墊,而接墊52係為用於電連接第二接墊的第二端子墊,其中接墊51 與52二者數量皆為偶數。每兩個第一端子墊(接墊51)形成一個第一端子對,而同一個第一端子對中的兩個第一端子墊彼此電性導通。每兩個第二端子墊(接墊52)形成一個第二端子對,而同一個第二端子對中的兩個第二端子墊彼此電性導通。接墊51與接墊52可分別利用焊料塊S1、異方向性導電膜20或金屬膠來電連接觸控感測基板10的第一接墊P11(請參考圖1B)與第二接墊。此外,接墊51與接墊52彼此電性絕緣。The circuit board 40 can be a hard circuit substrate and electrically connected to a flexible circuit substrate 50. The circuit board 40 and the flexible circuit substrate 50 can be integrated into a flexible rigid circuit board. The flexible circuit substrate 50 has a plurality of pads 51 and 52. The pad 51 is a first terminal pad for electrically connecting the first pad P11, and the pad 52 is a second terminal pad for electrically connecting the second pad, wherein the pad 51 Both the number and the 52 are even. Each of the two first terminal pads (pads 51) forms a first terminal pair, and the two first terminal pads of the same first terminal pair are electrically connected to each other. Each of the two second terminal pads (pads 52) forms a second terminal pair, and the two second terminal pads of the same second terminal pair are electrically connected to each other. The pad 51 and the pad 52 can be electrically connected to the first pad P11 of the touch sensing substrate 10 (please refer to FIG. 1B ) and the second pad by using the solder bump S1 , the anisotropic conductive film 20 or the metal glue. In addition, the pads 51 and the pads 52 are electrically insulated from each other.

本實施例的觸控積體電路裝置300與前述實施例的觸控積體電路裝置200相似。例如,第一信號墊311的電性功能與第一信號墊211的電性功能相同,而第二信號墊312的電性功能與第二信號墊212的電性功能相同。因此,觸控積體電路裝置200與300兩者皆具備且已說明過的相同特徵以下不再重複贅述,而以下將針對兩者的主要差異進行說明。The touch integrated circuit device 300 of the present embodiment is similar to the touch integrated circuit device 200 of the foregoing embodiment. For example, the electrical function of the first signal pad 311 is the same as the electrical function of the first signal pad 211, and the electrical function of the second signal pad 312 is the same as the electrical function of the second signal pad 212. Therefore, the same features that have been described for both of the touch integrated circuit devices 200 and 300 will not be repeated below, and the main differences between the two will be described below.

觸控積體電路裝置200與300兩者的主要差異在於:載板320為多層電路板(multilayer circuit board),且為硬式電路基板(rigid circuit substrate)。裸晶310可利用覆晶(flip chip,如圖2B所示)或打線(wire bonding)的方法裝設在載板320上。具體而言,載板320更包括基板322與內連線結構324,其中基板322例如是由多層絕緣層堆疊所形成(未標示),而此絕緣層的主要材料例如是環氧樹脂(epoxy)。內連線結構324位於基板322內,並連接第一上接合墊B11、第二上接合墊B12、第一下接合墊B21與第二下接合墊B22,以使第一上接合墊B11電連接第一下接合墊B21,第二上接合墊B12電連接第二下接合墊B22。The main difference between the touch integrated circuit devices 200 and 300 is that the carrier 320 is a multilayer circuit board and is a rigid circuit substrate. The die 310 may be mounted on the carrier 320 by a flip chip (as shown in FIG. 2B) or a wire bonding method. Specifically, the carrier 320 further includes a substrate 322 and an interconnect structure 324, wherein the substrate 322 is formed, for example, by a stack of multiple insulating layers (not labeled), and the main material of the insulating layer is, for example, epoxy. . The interconnect structure 324 is located in the substrate 322 and connects the first upper bonding pad B11, the second upper bonding pad B12, the first lower bonding pad B21 and the second lower bonding pad B22 to electrically connect the first upper bonding pad B11. The first lower bonding pad B21, the second upper bonding pad B12 is electrically connected to the second lower bonding pad B22.

在本實施例中,載板320為具有四層電路層的電路板。詳細而言,內連線結構324包括兩層內層電路層I1與I2以及多個導電柱P1、P2與P3,其中這些內層電路層I1與I2連接這些導電柱P1、P2與P3。這些導電柱P1分別連接這些第一上接合墊B11與這些第二上接合墊B12,而這些導電柱P3分別連接這些第一下接合墊 B21與這些第二下接合墊B22。導電柱P2連接在內層電路層I1與I2之間,其中內層電路層I1位在這些導電柱P1與這些導電柱P2之間,而內層電路層I2位在這些導電柱P2與這些導電柱P3之間。In the present embodiment, the carrier 320 is a circuit board having four circuit layers. In detail, the interconnect structure 324 includes two inner circuit layers I1 and I2 and a plurality of conductive pillars P1, P2 and P3, wherein the inner circuit layers I1 and I2 connect the conductive pillars P1, P2 and P3. The conductive pillars P1 are respectively connected to the first upper bonding pads B11 and the second upper bonding pads B12, and the conductive pillars P3 are respectively connected to the first lower bonding pads. B21 and these second lower bonding pads B22. The conductive pillar P2 is connected between the inner layer circuit layers I1 and I2, wherein the inner layer circuit layer I1 is located between the conductive pillars P1 and the conductive pillars P2, and the inner layer circuit layer I2 is located at the conductive pillars P2 and the conductive Between columns P3.

內層電路層I1連接這些導電柱P2,並使每兩根導電柱P2能彼此電性導通,而這兩根彼此電性導通的導電柱P2會分別透過內層電路層I2與導電柱P3而電連接兩個第一下接合墊B21或兩個第二下接合墊B22。如此,利用導電柱P1、P2及P3與內層電路層I1及I2,每兩個第一下接合墊B21能彼此電性導通,或者每兩個第二下接合墊B22能彼此電性導通。The inner circuit layer I1 is connected to the conductive pillars P2, and each of the two conductive pillars P2 can be electrically connected to each other, and the two conductive pillars P2 electrically connected to each other pass through the inner layer circuit layer I2 and the conductive pillars P3, respectively. Two first lower bonding pads B21 or two second lower bonding pads B22 are electrically connected. Thus, each of the two first lower bonding pads B21 can be electrically connected to each other by the conductive pillars P1, P2, and P3 and the inner circuit layers I1 and I2, or each of the two second lower bonding pads B22 can be electrically connected to each other.

內層電路層I1連接導電柱P1,而各根導電柱P2經由內層電路層I2而電連接各根導電柱P3。由於導電柱P2連接在內層電路層I1與I2之間,因此利用導電柱P2、內層電路層I1、I2以及導電柱P3能使載板320內形成短路線路,使每一個第一上接合墊B11電連接每兩個第一下接合墊B21,而每一個第二上接合墊B12電連接每兩個第二下接合墊B22。The inner layer circuit layer I1 is connected to the conductive pillars P1, and each of the conductive pillars P2 is electrically connected to the respective conductive pillars P3 via the inner layer circuit layer I2. Since the conductive pillar P2 is connected between the inner layer circuit layers I1 and I2, the short circuit can be formed in the carrier 320 by using the conductive pillar P2, the inner layer circuit layers I1 and I2, and the conductive pillar P3, so that each of the first upper joints is formed. The pad B11 is electrically connected to each of the two first lower bonding pads B21, and each of the second upper bonding pads B12 is electrically connected to each of the two second lower bonding pads B22.

承上述,在第一信號墊311電連接第一上接合墊B11之後,每一個第一信號墊311會與兩個第一下接合墊B21電性導通。在第二信號墊312電連接第二上接合墊B12之後,每一個第二信號墊312會與兩個第二下接合墊B22電性導通。當裸晶310從第一信號墊311與第二信號墊312發出及接收觸控信號時,利用內連線結構324,可以降低觸控積體電路裝置300與觸控感測基板10的感測走線之間的電阻,而且也能增加驅動信號的功率,以減少驅動信號及感測信號兩者失真的程度。In the above, after the first signal pad 311 is electrically connected to the first upper bonding pad B11, each of the first signal pads 311 is electrically connected to the two first lower bonding pads B21. After the second signal pad 312 is electrically connected to the second upper bonding pad B12, each of the second signal pads 312 is electrically connected to the two second lower bonding pads B22. When the die 310 emits and receives a touch signal from the first signal pad 311 and the second signal pad 312, the sensing of the touch integrated circuit device 300 and the touch sensing substrate 10 can be reduced by using the interconnect structure 324. The resistance between the traces, and also the power of the drive signal can be increased to reduce the degree of distortion of both the drive signal and the sense signal.

此外,載板320利用內連線結構324能使其尺寸縮小。相較於習知軟性印刷電路板,載板320可具有較小的尺寸以及較低的成本。如此,觸控積體電路裝置300不僅能減輕觸控感測基板10的電阻對觸控電路運作的影響,同時還有助於縮小電子產品的體積以及降低成本。In addition, the carrier 320 can be reduced in size by the interconnect structure 324. Compared to conventional flexible printed circuit boards, carrier 320 can have a smaller size and lower cost. As such, the touch integrated circuit device 300 can not only reduce the influence of the resistance of the touch sensing substrate 10 on the operation of the touch circuit, but also help reduce the size of the electronic product and reduce the cost.

須說明的是,在本實施例中,內連線結構324能讓每兩個第一下接合墊B21彼此電性導通,以及讓每兩個第二下接合墊B22彼此電性導通。然而,在其他實施例中,內連線結構324可以讓這些第一上接合墊B11彼此電性絕緣,或是讓這些第二上接合墊B12彼此電性絕緣。此外,內連線結構324可讓第一上接合墊B11與第一下接合墊B21一對一地電連接,第二上接合墊B12與第二下接合墊B22一對二地電連接;或是讓第二上接合墊B12與第二下接合墊B22一對一地電連接,第一上接合墊B11與第一下接合墊B21一對二地電連接。It should be noted that, in this embodiment, the interconnect structure 324 enables each of the two first lower bond pads B21 to be electrically connected to each other and the second second lower bond pads B22 to be electrically connected to each other. However, in other embodiments, the interconnect structure 324 may electrically insulate the first upper bond pads B11 from each other or electrically insulate the second upper bond pads B12 from each other. In addition, the interconnect structure 324 may electrically connect the first upper bonding pad B11 to the first lower bonding pad B21 one-to-one, and the second upper bonding pad B12 and the second lower bonding pad B22 are electrically connected one-to-two; or The second upper bonding pad B12 and the second lower bonding pad B22 are electrically connected one-to-one, and the first upper bonding pad B11 and the first lower bonding pad B21 are electrically connected one to two.

在本實施例中,載板320為具有四層電路層的電路板,而導電柱P1、P2以及P3皆形成在導電盲孔(conductive via)內。然而,在其他實施例中,載板320可以是單層電路板、雙面電路板(double-sided circuit board)或具有三層或四層以上電路層的電路板,而內連線結構324可以更包括至少一根形成在導電通孔(conductive through hole)內的導電柱。或者,導電柱P2可以是形成在埋孔(buried hole)內。In this embodiment, the carrier 320 is a circuit board having four circuit layers, and the conductive pillars P1, P2, and P3 are all formed in conductive vias. However, in other embodiments, the carrier 320 may be a single-layer circuit board, a double-sided circuit board, or a circuit board having three or more circuit layers, and the interconnect structure 324 may Further comprising at least one conductive pillar formed in a conductive through hole. Alternatively, the conductive pillar P2 may be formed in a buried hole.

圖3是本發明另一實施例的觸控積體電路裝置的底視示意圖。請參閱圖3,觸控積體電路裝置400a包括裸晶,並能電連接以上實施例中的觸控感測基板10(請參考圖1A與圖1B)。裸晶包括多個第一信號墊410、多個第二信號墊420以及裸晶本體440。第一信號墊410與第二信號墊420二者的電性功能分別相同於圖3D中第一信號墊211與第二信號墊212二者的電性功能,即第一信號墊410與第二信號墊420能發出驅動及接收觸控信號。3 is a bottom plan view of a touch integrated circuit device according to another embodiment of the present invention. Referring to FIG. 3, the touch integrated circuit device 400a includes bare crystals and can be electrically connected to the touch sensing substrate 10 in the above embodiment (please refer to FIG. 1A and FIG. 1B). The die includes a plurality of first signal pads 410, a plurality of second signal pads 420, and a die body 440. The electrical functions of the first signal pad 410 and the second signal pad 420 are respectively the same as the electrical functions of the first signal pad 211 and the second signal pad 212 in FIG. 3D, that is, the first signal pad 410 and the second The signal pad 420 can emit and receive touch signals.

裸晶本體440具有平面442,本實施例中平面442係為裸晶本體440之底面,而這些第一信號墊410與這些第二信號墊420皆裸露於平面442。上述裸晶可裝設在載板(未繪示)上,而此載板能連接觸控感測基板10,其中載板可為軟膜基板或硬式電路基板。硬式電路板可以與軟式電路基板整合成一塊軟硬電路板,而 此軟式電路基板可以利用焊料塊、金屬膠或異方向性導電膜來電連接觸控感測基板10。此外,觸控積體電路裝置400a的裸晶也可以不利用任何載板,直接裝設在觸控感測基板10上。The bare body 440 has a plane 442. In this embodiment, the plane 442 is the bottom surface of the bare body 440, and the first signal pads 410 and the second signal pads 420 are exposed on the plane 442. The die can be mounted on a carrier (not shown), and the carrier can be connected to the touch sensing substrate 10, wherein the carrier can be a flexible film substrate or a hard circuit substrate. The hard circuit board can be integrated into a soft and hard circuit board with the flexible circuit board, and The flexible circuit substrate can be electrically connected to the touch sensing substrate 10 by using a solder bump, a metal paste or an anisotropic conductive film. In addition, the bare crystal of the touch integrated circuit device 400a may be directly mounted on the touch sensing substrate 10 without using any carrier.

在觸控積體電路裝置400a電連接觸控感測基板10,其中第一信號墊410與第二信號墊420兩者能利用上述載板來電連接第一接墊P11與第二接墊。或者,第一信號墊410與第二信號墊420兩者也可以利用焊料塊或金屬膠而電連接第一接墊P11與第二接墊(請參考圖1B)。The touch sensing circuit device 400a is electrically connected to the touch sensing substrate 10, wherein the first signal pad 410 and the second signal pad 420 can electrically connect the first pad P11 and the second pad by using the carrier. Alternatively, both the first signal pad 410 and the second signal pad 420 may also electrically connect the first pad P11 and the second pad with a solder bump or a metal paste (please refer to FIG. 1B ).

另外,第一信號墊410與第二信號墊420相互電性絕緣,而每兩個第一信號墊410彼此電性導通,其中這兩個彼此電性導通的第一信號墊410形成一個第一端子組,因此這些第一信號墊410的數量為這些第一端子組的數量的兩倍。具體而言,裸晶更包括多條連線431,而這些連線431可以配置於平面442上,其中連線431可以是平面442上的走線。In addition, the first signal pad 410 and the second signal pad 420 are electrically insulated from each other, and each of the two first signal pads 410 is electrically connected to each other, wherein the two first signal pads 410 electrically connected to each other form a first The terminal group, therefore, the number of these first signal pads 410 is twice the number of these first terminal groups. Specifically, the bare crystal further includes a plurality of wires 431, and the wires 431 may be disposed on the plane 442, wherein the wires 431 may be traces on the plane 442.

承上述,各條連線431連接兩個第一信號墊410,以使這兩個第一信號墊410彼此電連接,從而形成一個第一端子組。所以,在本實施例中,第一端子組不僅具有兩個第一信號墊410,而且還具有一條連線431,以至於連線431的數量等於第一端子組的數量。此外,在本實施例中,各個第一端子組中的兩個第一信號墊410與其他第一端子組中的第一信號墊410相互電性絕緣。In the above, each of the wires 431 connects the two first signal pads 410 to electrically connect the two first signal pads 410 to each other to form a first terminal group. Therefore, in the present embodiment, the first terminal group not only has two first signal pads 410, but also has a connection 431, so that the number of the wires 431 is equal to the number of the first terminal groups. In addition, in the embodiment, the two first signal pads 410 in each of the first terminal groups are electrically insulated from the first signal pads 410 in the other first terminal groups.

與圖1A中的觸控積體電路裝置200的功效相同,當第一信號墊410為信號接收墊時,觸控感測基板10之第一方向感測電極的兩端可分別電連接同一第一端子組的兩個第一信號墊410。如此,觸控積體電路裝置400a線路之間的電阻能降低,進而幫助減少感測信號失真的程度。The same as the function of the touch integrated circuit device 200 in FIG. 1A, when the first signal pad 410 is a signal receiving pad, the two ends of the first direction sensing electrode of the touch sensing substrate 10 can be electrically connected to the same Two first signal pads 410 of a terminal set. Thus, the resistance between the lines of the touch integrated circuit device 400a can be reduced, thereby helping to reduce the degree of distortion of the sensing signal.

此外,當第一信號墊410為信號發射墊時,觸控感測基板10的其中一條驅動電極條的兩端可以分別經由兩條驅動走線而電連接同一第一端子組的兩個第一信號墊410,以使觸控積體電路裝置 400a可以經由兩個第一信號墊410發出相同的驅動信號至上述驅動電極條的兩端。如此,可以增加驅動信號的功率,從而減少驅動信號失真的程度。In addition, when the first signal pad 410 is a signal transmitting pad, two ends of one of the driving electrode strips of the touch sensing substrate 10 can be electrically connected to the two first terminals of the same first terminal group via two driving wires respectively. Signal pad 410 for touch integrated circuit device The 400a can emit the same driving signal to both ends of the above-mentioned driving electrode strip via the two first signal pads 410. In this way, the power of the drive signal can be increased, thereby reducing the degree of distortion of the drive signal.

須說明的是,在本實施例中,連線431為平面442上的走線,但是在其他實施例中,連線431可以不是走線,例如這些連線431可以是重新分佈層(RDL),或是裸晶裡面的內部電路。因此,以上所述的連線431並不限定只能是走線。It should be noted that, in this embodiment, the connection 431 is a trace on the plane 442, but in other embodiments, the connection 431 may not be a trace, for example, the connection 431 may be a redistribution layer (RDL). Or the internal circuit inside the die. Therefore, the connection 431 described above is not limited to being a trace.

圖4是本發明另一實施例的觸控積體電路裝置的底視示意圖。請參閱圖4,本實施例的觸控積體電路裝置400b與前述實施例的觸控積體電路裝置400a相似。例如,觸控積體電路裝置400b包括裸晶,而此裸晶也包括多個第一信號墊410、多個第二信號墊420、連線431以及裸晶本體440,且裸晶可裝設在載板(例如軟膜基板或硬式電路基板)上。因此,以下內容將著重在敘述觸控積體電路裝置400a與400b之間的差異。至於觸控積體電路裝置400a與400b兩者皆具備且已說明過的相同特徵,則不再重複贅述。4 is a bottom plan view of a touch integrated circuit device according to another embodiment of the present invention. Referring to FIG. 4, the touch integrated circuit device 400b of the present embodiment is similar to the touch integrated circuit device 400a of the previous embodiment. For example, the touch integrated circuit device 400b includes a bare die, and the die includes a plurality of first signal pads 410, a plurality of second signal pads 420, a wiring 431, and a bare body 440, and the die can be mounted. On a carrier board (such as a flexible film substrate or a hard circuit substrate). Therefore, the following will focus on the differences between the touch integrated circuit devices 400a and 400b. As for the same features that have been described and illustrated for both of the touch integrated circuit devices 400a and 400b, the description thereof will not be repeated.

有別於前述實施例的觸控積體電路裝置400a,在本實施例中,不僅每兩個第一信號墊410彼此電性導通,而且每兩個第二信號墊420彼此電性導通,其中這兩個彼此電性導通的第二信號墊420形成一個第二端子組,因此這些第二信號墊420的數量為這些第二端子組的數量的兩倍。詳細而言,本實施例的裸晶更包括多條連線432,而連線432可為配置於平面442上的走線、重新分佈層或裸晶裡面的內部電路。Different from the touch integrated circuit device 400a of the foregoing embodiment, in this embodiment, not only every two first signal pads 410 are electrically connected to each other, but each two second signal pads 420 are electrically connected to each other, wherein The two second signal pads 420 electrically connected to each other form a second terminal group, and thus the number of these second signal pads 420 is twice the number of the second terminal groups. In detail, the bare crystal of the embodiment further includes a plurality of wires 432, and the wires 432 may be internal circuits disposed in the traces, redistribution layers or bare crystals disposed on the plane 442.

承上述,各條連線432連接兩個第二信號墊420,以使這兩個第二信號墊420彼此電連接,從而形成一個第二端子組。所以,在本實施例中,第二端子組不僅具有兩個第二信號墊420,而且還具有一條連線432。此外,在本實施例中各個第二端子組中的兩個第二信號墊420與其他第二端子組中的第二信號墊420相互電性絕緣。In the above, each of the wires 432 connects the two second signal pads 420 to electrically connect the two second signal pads 420 to each other to form a second terminal group. Therefore, in the present embodiment, the second terminal group has not only two second signal pads 420 but also a connection line 432. In addition, in the embodiment, the two second signal pads 420 of the respective second terminal groups are electrically insulated from the second signal pads 420 of the other second terminal groups.

由此可知,在觸控積體電路裝置400b中,由於每兩個第一信號墊410彼此電性導通,每兩個第二信號墊420彼此電性導通,因此觸控積體電路裝置400b能與觸控感測基板10的感測走線並聯,並能發出相同的驅動信號至其中一條驅動電極條的兩端。如此,不僅可降低感測信號的損耗,且還能增加驅動信號的功率,以幫助減少感測信號與驅動信號兩者失真的程度。此外,連線431與432能在裸晶內形成短路線路,因此相較於習知軟性印刷電路板,觸控積體電路裝置400a與400b更能有效地縮小電子產品的體積以及降低成本。Therefore, in the touch integrated circuit device 400b, since each of the two first signal pads 410 is electrically connected to each other, each of the two second signal pads 420 is electrically connected to each other, so that the touch integrated circuit device 400b can The sensing traces of the touch sensing substrate 10 are connected in parallel and can emit the same driving signal to both ends of one of the driving electrode strips. In this way, not only the loss of the sensing signal can be reduced, but also the power of the driving signal can be increased to help reduce the degree of distortion of both the sensing signal and the driving signal. In addition, the wires 431 and 432 can form a short circuit in the bare crystal, so that the touch integrated circuit devices 400a and 400b can more effectively reduce the size of the electronic product and reduce the cost compared with the conventional flexible printed circuit board.

綜上所述,本發明利用每兩個彼此電性導通的信號墊(例如第一信號墊或第一下接合墊)能在裸晶或載板內設計短路線路,以減輕觸控感測基板的電阻對觸控電路運作的影響,同時還能具有縮小體積的功效,有利於幫助具觸控螢幕之電子產品的體積縮小,並且還能有效地降低成本。In summary, the present invention utilizes a signal pad (eg, a first signal pad or a first lower bonding pad) that is electrically conductive to each other to design a short circuit in the die or carrier to reduce the touch sensing substrate. The effect of the resistor on the operation of the touch circuit, while also having the effect of reducing the volume, helps the size of the electronic product with the touch screen to be reduced, and can also effectively reduce the cost.

為了能更進一步瞭解本發明的技術、方法及功效,請參閱以下有關本發明的詳細說明與圖式。相信以下內容應可讓本領域的通常知識者瞭解本發明的特徵與技術手段。然而,必須說明的是,以下內容以及所附圖式僅提供參考以及舉例說明,並非用來限制本發明的權利範圍。In order to further understand the techniques, methods, and effects of the present invention, reference should be made to the detailed description and drawings of the invention. It is believed that the following description should be made to enable those of ordinary skill in the art to understand the features and technical means of the invention. However, it must be noted that the following and the accompanying drawings are merely provided by way of illustration and illustration, and are not intended to limit the scope of the invention.

10‧‧‧觸控感測基板10‧‧‧Touch sensing substrate

200‧‧‧觸控積體電路裝置200‧‧‧Touch integrated circuit device

210‧‧‧裸晶210‧‧‧Bare crystal

220‧‧‧載板220‧‧‧ Carrier Board

221‧‧‧第一下接合墊221‧‧‧First lower bonding pad

222‧‧‧第二下接合墊222‧‧‧Second lower joint pad

223‧‧‧第一上接合墊223‧‧‧First upper bonding pad

224‧‧‧第二上接合墊224‧‧‧Second upper bonding pad

225a、225b‧‧‧連線225a, 225b‧‧‧ connection

Claims (23)

一種觸控積體電路裝置,用於電連接一觸控感測基板,該觸控感測基板具有多個第一接墊與多個第二接墊,而該觸控積體電路裝置包括:一裸晶,包括:一裸晶本體,具有一平面;多個第一信號墊,裸露於該平面;以及多個第二信號墊,裸露於該平面,並與該些第一信號墊相互電性絕緣,該些第一信號墊形成多個第一端子組,而該些第一信號墊的數量為該些第一端子組的數量的兩倍,其中各該第一端子組具有兩個第一信號墊,而同一個第一端子組中的該兩個第一信號墊彼此電性導通,該些第一信號墊個別電連接該些第一接墊,而該些第二信號墊個別電連接該些第二接墊。A touch integrated circuit device for electrically connecting a touch sensing substrate, wherein the touch sensing substrate has a plurality of first pads and a plurality of second pads, and the touch integrated circuit device comprises: a die includes: a die body having a plane; a plurality of first signal pads exposed on the plane; and a plurality of second signal pads exposed on the plane and electrically interconnected with the first signal pads Insulation, the first signal pads form a plurality of first terminal groups, and the number of the first signal pads is twice the number of the first terminal groups, wherein each of the first terminal groups has two a signal pad, wherein the two first signal pads in the same first terminal group are electrically connected to each other, the first signal pads are electrically connected to the first pads, and the second signal pads are individually charged Connecting the second pads. 如申請專利範圍第1項所述之觸控積體電路裝置,其中各個第一端子組中的該兩個第一信號墊與其他該些第一信號墊相互電性絕緣。The touch integrated circuit device of claim 1, wherein the two first signal pads in each of the first terminal groups are electrically insulated from each other of the first signal pads. 如申請專利範圍第1項所述之觸控積體電路裝置,其中該裸晶更包括:多條連線,各條連線連接同一個第一端子組中的該兩個第一信號墊,該些連線配置於該平面上。The touch integrated circuit device of claim 1, wherein the bare crystal further comprises: a plurality of wires, each of the wires connecting the two first signal pads in the same first terminal group, The wires are arranged on the plane. 如申請專利範圍第1項所述之觸控積體電路裝置,其中該些第二信號墊形成多個第二端子組,而該些第二信號墊的數量為該些第二端子組的數量的兩倍,其中各該第二端子組具有兩個第二信號墊,而同一個第二端子組中的該兩個第二信號墊彼此電性導通。The touch integrated circuit device of claim 1, wherein the second signal pads form a plurality of second terminal groups, and the number of the second signal pads is the number of the second terminal groups Two times, wherein each of the second terminal groups has two second signal pads, and the two second signal pads in the same second terminal group are electrically connected to each other. 如申請專利範圍第4項所述之觸控積體電路裝置,其中各個第二端子組中的該兩個第二信號墊與其他該些第二信號墊相互 電性絕緣。The touch integrated circuit device of claim 4, wherein the two second signal pads in each of the second terminal groups and the other second signal pads are mutually Electrical insulation. 如申請專利範圍第4項所述之觸控積體電路裝置,其中該裸晶更包括:多條連線,各條連線連接同一個第二端子組中的該兩個第二信號墊,該些連線配置於該平面上。The touch integrated circuit device of claim 4, wherein the bare crystal further comprises: a plurality of wires, each of the wires connecting the two second signal pads in the same second terminal group, The wires are arranged on the plane. 如申請專利範圍第1項所述之觸控積體電路裝置,其中該些第一信號墊為多個信號接收端,而該些第二信號墊為多個信號發射端。The touch integrated circuit device of claim 1, wherein the first signal pads are a plurality of signal receiving ends, and the second signal pads are a plurality of signal transmitting ends. 如申請專利範圍第1項所述之觸控積體電路裝置,其中該些第一信號墊為多個信號發射端,而該些第二信號墊為多個信號接收端。The touch integrated circuit device of claim 1, wherein the first signal pads are a plurality of signal transmitting ends, and the second signal pads are a plurality of signal receiving ends. 如申請專利範圍第1項所述之觸控積體電路裝置,更包括一載板,該裸晶裝設在該載板上。The touch integrated circuit device of claim 1, further comprising a carrier plate on which the die is mounted. 如申請專利範圍第9項所述之觸控積體電路裝置,其中該載板為軟膜基板或硬式電路基板。The touch integrated circuit device according to claim 9, wherein the carrier is a flexible film substrate or a hard circuit substrate. 一種觸控積體電路裝置,包括:一裸晶,具有多個第一信號墊與多個第二信號墊;一載板,包括:一基板,具有一第一結合面以及一相對該第一結合面的第二結合面,而該裸晶裝設於該第一結合面上;多個第一上接合墊,裸露於該第一結合面,並分別連接該些第一信號墊;多個第二上接合墊,裸露於該第一結合面,並分別連接該些第二信號墊,其中該些第一上接合墊與該些第二上接合墊相互電性絕緣;多個第一下接合墊,裸露於該第二結合面,並且分別電連接該些第一上接合墊,其中該些第一下接合墊的數量為該些第一上接合墊的數量的兩倍,而各該第一上接合墊與每兩 個第一下接合墊電性導通;以及多個第二下接合墊,裸露於該第二結合面,並且分別電連接該些第二上接合墊。A touch integrated circuit device includes: a die having a plurality of first signal pads and a plurality of second signal pads; a carrier board comprising: a substrate having a first bonding surface and a first opposing surface a second bonding surface of the bonding surface, wherein the die is mounted on the first bonding surface; a plurality of first upper bonding pads are exposed on the first bonding surface, and respectively connecting the first signal pads; a second upper bonding pad, exposed on the first bonding surface, and respectively connected to the second signal pads, wherein the first upper bonding pads and the second upper bonding pads are electrically insulated from each other; a bonding pad, exposed on the second bonding surface, and electrically connecting the first upper bonding pads, wherein the number of the first lower bonding pads is twice the number of the first upper bonding pads, and each of the First upper bond pad with every two The first lower bonding pads are electrically conductive; and the plurality of second lower bonding pads are exposed to the second bonding surface, and electrically connected to the second upper bonding pads respectively. 如申請專利範圍第11項所述之觸控積體電路裝置,其中該載板為多層電路板,並更包括一位於該基板內的內連線結構,該內連線結構連接該些第一上接合墊、該些第二上接合墊、該些第一下接合墊與該些第二下接合墊,並使該些第一上接合墊電連接該些第一下接合墊,以及使該些第二上接合墊電連接該些第二下接合墊。The touch integrated circuit device of claim 11, wherein the carrier is a multi-layer circuit board, and further includes an interconnect structure disposed in the substrate, the interconnect structure connecting the first The upper bonding pads, the second upper bonding pads, the first lower bonding pads and the second lower bonding pads, and electrically connecting the first upper bonding pads to the first lower bonding pads, and The second upper bonding pads electrically connect the second lower bonding pads. 如申請專利範圍第12項所述之觸控積體電路裝置,其中該內連線結構包括多層內層電路層與多個導電柱,該些導電柱分別連接該些第一上接合墊、該些第二上接合墊、該些第一下接合墊與該些第二下接合墊,而該些內層電路層連接該些導電柱,並使該些第一上接合墊電連接該些第一下接合墊,以及使該些第二上接合墊電連接該些第二下接合墊。The touch integrated circuit device of claim 12, wherein the interconnect structure comprises a plurality of inner layer circuit layers and a plurality of conductive pillars, the conductive pillars respectively connecting the first upper bonding pads, The second upper bonding pads, the first lower bonding pads and the second lower bonding pads, and the inner circuit layers are connected to the conductive pillars, and the first upper bonding pads are electrically connected to the first The bonding pads are next, and the second upper bonding pads are electrically connected to the second lower bonding pads. 如申請專利範圍第11項所述之觸控積體電路裝置,其中該些第一上接合墊彼此電性絕緣。The touch integrated circuit device of claim 11, wherein the first upper bonding pads are electrically insulated from each other. 如申請專利範圍第11項所述之觸控積體電路裝置,其中該載板為軟膜基板,並更包括多條位於該基板內的連線,各該第一上接合墊經由該連線連接兩個第一下接合墊。The touch integrated circuit device of claim 11, wherein the carrier is a flexible film substrate, and further includes a plurality of wires located in the substrate, wherein each of the first upper bonding pads is connected via the wire Two first lower bond pads. 如申請專利範圍第11項所述之觸控積體電路裝置,其中該些第二上接合墊彼此電性絕緣。The touch integrated circuit device of claim 11, wherein the second upper bonding pads are electrically insulated from each other. 如申請專利範圍第11項所述之觸控積體電路裝置,其中該些第二下接合墊的數量為該些第二上接合墊的數量的兩倍,而各該第二上接合墊與每兩個第二下接合墊電性導通。The touch integrated circuit device of claim 11, wherein the number of the second lower bonding pads is twice the number of the second upper bonding pads, and each of the second upper bonding pads is Each of the two second lower bonding pads is electrically conductive. 如申請專利範圍第17項所述之觸控積體電路裝置,其中該載板為軟膜基板,並更包括多條位於該基板內的連線,各該第二上接合墊經由該連線連接兩個第二下接合墊。The touch integrated circuit device of claim 17, wherein the carrier is a flexible film substrate, and further comprising a plurality of wires located in the substrate, wherein each of the second upper bonding pads is connected via the wire Two second lower bond pads. 如申請專利範圍第11項所述之觸控積體電路裝置,其中該些第一信號墊為多個信號接收端,而該些第二信號墊為多個信號發射端。 The touch integrated circuit device of claim 11, wherein the first signal pads are a plurality of signal receiving ends, and the second signal pads are a plurality of signal transmitting ends. 如申請專利範圍第11項所述之觸控積體電路裝置,其中該些第一信號墊為多個信號發射端,而該些第二信號墊為多個信號接收端。 The touch integrated circuit device of claim 11, wherein the first signal pads are a plurality of signal transmitting ends, and the second signal pads are a plurality of signal receiving ends. 一種觸控積體電路裝置,用於連接一觸控感測基板,其中該觸控感測基板具有多個第一接墊與多個第二接墊,該觸控積體電路裝置包括:多個第一端子墊,用於分別電連接該些第一接墊,該些第一端子墊的數量與該些第一接墊的數量相同,而該些第一端子墊的數量為偶數,其中每兩個第一端子墊形成一個第一端子對,而同一個第一端子對中的該兩個第一端子墊彼此電性導通;以及多個第二端子墊,用於分別電連接該些第二接墊,該些第二端子墊的數量與該些第二接墊的數量相同;其中該些第一端子墊為多個信號接收墊,而該些第二端子墊為多個信號發射墊;或者,該些第一端子墊為多個信號發射墊,而該些第二端子墊為多個信號接收墊。 A touch integrated circuit device is configured to connect a touch sensing substrate, wherein the touch sensing substrate has a plurality of first pads and a plurality of second pads, and the touch integrated circuit device comprises: a first terminal pad for electrically connecting the first pads, the number of the first terminal pads is the same as the number of the first pads, and the number of the first terminal pads is an even number, wherein Each of the two first terminal pads forms a first terminal pair, and the two first terminal pads of the same first terminal pair are electrically connected to each other; and a plurality of second terminal pads for electrically connecting the two a second pad, the number of the second terminal pads being the same as the number of the second pads; wherein the first terminal pads are a plurality of signal receiving pads, and the second terminal pads are multiple signal transmissions The pad; or the first terminal pads are a plurality of signal transmitting pads, and the second terminal pads are a plurality of signal receiving pads. 如申請專利範圍第21項所述之觸控積體電路裝置,其中該些第二端子墊的數量為偶數,而每兩個第二端子墊形成一個第二端子對,而同一個第二端子對中的該兩個第二端子墊彼此電性導通。 The touch integrated circuit device of claim 21, wherein the number of the second terminal pads is an even number, and each of the two second terminal pads forms a second terminal pair and the same second terminal The two second terminal pads of the pair are electrically connected to each other. 如申請專利範圍第21項所述之觸控積體電路裝置,其中該些第一端子墊與該些第二端子墊相互電性絕緣。 The touch integrated circuit device of claim 21, wherein the first terminal pads and the second terminal pads are electrically insulated from each other.
TW102120887A 2013-06-13 2013-06-13 Touch integrated circuit device TWI494812B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW102120887A TWI494812B (en) 2013-06-13 2013-06-13 Touch integrated circuit device
CN201310269117.5A CN104238796B (en) 2013-06-13 2013-06-28 Touch control integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102120887A TWI494812B (en) 2013-06-13 2013-06-13 Touch integrated circuit device

Publications (2)

Publication Number Publication Date
TW201447664A TW201447664A (en) 2014-12-16
TWI494812B true TWI494812B (en) 2015-08-01

Family

ID=52227022

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102120887A TWI494812B (en) 2013-06-13 2013-06-13 Touch integrated circuit device

Country Status (2)

Country Link
CN (1) CN104238796B (en)
TW (1) TWI494812B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10964613B2 (en) 2018-04-09 2021-03-30 Invensense, Inc. Environmentally protected sensing device
US11027967B2 (en) 2018-04-09 2021-06-08 Invensense, Inc. Deformable membrane and a compensating structure thereof

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102525875B1 (en) * 2016-06-24 2023-04-27 삼성전자주식회사 Film packages, package modules, and methods of forming packages
KR102543918B1 (en) * 2018-06-08 2023-06-15 삼성디스플레이 주식회사 Display device
CN109976585B (en) * 2019-03-28 2022-07-12 合肥鑫晟光电科技有限公司 Circuit board and touch display device
US11309246B2 (en) * 2020-02-05 2022-04-19 Apple Inc. High density 3D interconnect configuration

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070229464A1 (en) * 2006-03-30 2007-10-04 Apple Computer, Inc. Force Imaging Input Device and System
TWM369502U (en) * 2009-06-05 2009-11-21 Sitronix Technology Corp Touch panel apparatus
TWM381837U (en) * 2010-01-28 2010-06-01 He Wei Technology Co Ltd Touch control module
TW201044231A (en) * 2009-06-05 2010-12-16 Sitronix Technology Corp Touch panel
US20100320009A1 (en) * 2009-06-18 2010-12-23 Au Optronics Corporation Touch panel
TW201128480A (en) * 2010-02-10 2011-08-16 Cando Corp Electrostatic discharge protection structure for touch panel module
TW201200939A (en) * 2010-06-29 2012-01-01 Unidisplay Inc Touch panel
TW201205370A (en) * 2010-07-23 2012-02-01 Elan Microelectronics Corp Improved adhesion and curing manufacturing process for transparent touch panel
TW201232139A (en) * 2010-10-28 2012-08-01 E Ink Corp Electro-optic displays with touch sensors

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI313431B (en) * 2006-04-14 2009-08-11 Ritdisplay Corporatio Transparent touch panel
CN100495139C (en) * 2007-10-10 2009-06-03 友达光电股份有限公司 Touching control panel and its manufacturing method
CN101706696B (en) * 2009-11-05 2012-01-25 深超光电(深圳)有限公司 Method and mother board for manufacturing touch control panel

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070229464A1 (en) * 2006-03-30 2007-10-04 Apple Computer, Inc. Force Imaging Input Device and System
TWM369502U (en) * 2009-06-05 2009-11-21 Sitronix Technology Corp Touch panel apparatus
TW201044231A (en) * 2009-06-05 2010-12-16 Sitronix Technology Corp Touch panel
US20100320009A1 (en) * 2009-06-18 2010-12-23 Au Optronics Corporation Touch panel
TWM381837U (en) * 2010-01-28 2010-06-01 He Wei Technology Co Ltd Touch control module
TW201128480A (en) * 2010-02-10 2011-08-16 Cando Corp Electrostatic discharge protection structure for touch panel module
TW201200939A (en) * 2010-06-29 2012-01-01 Unidisplay Inc Touch panel
TW201205370A (en) * 2010-07-23 2012-02-01 Elan Microelectronics Corp Improved adhesion and curing manufacturing process for transparent touch panel
TW201232139A (en) * 2010-10-28 2012-08-01 E Ink Corp Electro-optic displays with touch sensors

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10964613B2 (en) 2018-04-09 2021-03-30 Invensense, Inc. Environmentally protected sensing device
US11027967B2 (en) 2018-04-09 2021-06-08 Invensense, Inc. Deformable membrane and a compensating structure thereof
TWI741277B (en) * 2018-04-09 2021-10-01 美商伊凡聖斯股份有限公司 Environmentally protected sensing device

Also Published As

Publication number Publication date
CN104238796B (en) 2017-07-11
TW201447664A (en) 2014-12-16
CN104238796A (en) 2014-12-24

Similar Documents

Publication Publication Date Title
TWI494812B (en) Touch integrated circuit device
KR101726262B1 (en) Film for package substrate, semiconductor package using the same and display device inclduing the semiconductor package
KR102041501B1 (en) Array printed circuit board, method for replacing X-out printed circuit board of the same and electronic apparatus using the same
TW201248167A (en) Semiconductor device having chip crack detection structure
JP2006309161A5 (en)
TW200950610A (en) Flat panel display
TWI520279B (en) Unified pcb design for ssd applications, various density configurations, and direct nand access
CN105097759A (en) Package stack structure and method for fabricating the same, and coreless package substrate and method for fabricating the same
JP2009038112A (en) Printed wiring board structure and electronic equipment
US20180049324A1 (en) Semiconductor packages and display devices including the same
KR101904926B1 (en) Semiconductor package
KR20140143056A (en) Flexible stack package
JP5184740B2 (en) Semiconductor chip package
KR20150024688A (en) Chip-on-film package and display device including the same
KR102391249B1 (en) Display device
TWI588703B (en) Touch panels and fabrication methods thereof
CN110120387A (en) Semiconductor packages
KR100686671B1 (en) Semiconductor package with conductor impedance selected during assembly
WO2020156595A2 (en) Flexible circuit board and manufacturing method, display device, circuit board structure and display panel thereof
TWI502457B (en) Touch panel
KR101078744B1 (en) Stacked semiconductor package
TW201513747A (en) Flexible printed circuit board and electronic device using the same
TWI773855B (en) Film substrate structure,chip-on-film package, and package module
TWI536074B (en) Electronic connection structure and array substrate
WO2020156475A1 (en) Flexible circuit board, manufacturing method, electronic device module, and electronic device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees