TWI454914B - A Method of Improving Speed ​​of Starting Speed ​​Based on Flash Memory - Google Patents

A Method of Improving Speed ​​of Starting Speed ​​Based on Flash Memory Download PDF

Info

Publication number
TWI454914B
TWI454914B TW101131340A TW101131340A TWI454914B TW I454914 B TWI454914 B TW I454914B TW 101131340 A TW101131340 A TW 101131340A TW 101131340 A TW101131340 A TW 101131340A TW I454914 B TWI454914 B TW I454914B
Authority
TW
Taiwan
Prior art keywords
boot
logical address
flash memory
request
logical
Prior art date
Application number
TW101131340A
Other languages
Chinese (zh)
Other versions
TW201409233A (en
Inventor
Jim Chung
Original Assignee
Memoright Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Memoright Corp filed Critical Memoright Corp
Priority to TW101131340A priority Critical patent/TWI454914B/en
Publication of TW201409233A publication Critical patent/TW201409233A/en
Application granted granted Critical
Publication of TWI454914B publication Critical patent/TWI454914B/en

Links

Description

基於快閃記憶體的開機速度提升方法Flash memory based boot speed boosting method

本發明是有關於一種開機速度提升方法,特別是指一種基於快閃記憶體的開機速度提升方法。The invention relates to a method for improving the booting speed, in particular to a method for improving the booting speed based on flash memory.

隨著快閃記憶體製程技術的進步,快閃記憶體的讀寫速度越來越快,壽命也越來越長,且容量也越來越大。基於其優越的讀寫性能,快閃記憶體除了可以被用來做為儲存裝置外,近年來也開始被用來做為開機裝置,也就是說,透過快閃記憶體完成與其電連接的電腦主機的開機程序。With the advancement of flash memory system technology, the read and write speed of flash memory is getting faster and faster, the lifespan is getting longer and longer, and the capacity is getting larger and larger. Based on its superior read and write performance, in addition to being used as a storage device, flash memory has also been used as a boot device in recent years, that is, a computer that is electrically connected to it via flash memory. The boot process of the host.

一般而言,快閃記憶體在正式開始運作開機程序之前,必須先完成載入一邏輯位址與實體位址對應表的程序。該邏輯位址與實體位址對應表的功能是針對由電腦主機下達至快閃記憶體的指令進行位址轉換,也就是說,根據指令中的邏輯位址獲得為相對應的實體位址,以根據實體位址擷取所需的資料。In general, the flash memory must complete the process of loading a logical address and physical address mapping table before starting the boot process. The function of the logical address and the physical address correspondence table is to perform address conversion on the instruction issued by the host computer to the flash memory, that is, according to the logical address in the instruction, the corresponding physical address is obtained. To retrieve the required information based on the physical address.

然而隨著快閃記憶體的容量越來越大,載入該邏輯位址與實體位址對應表的時間也就越來越長,使得快閃記憶體必需花費更多的時間才能完成載入該邏輯位址與實體位址對應表的程序,接著始能運作開機程序,導致開機速度實質地受到影響。因此如何克服大容量的快閃記憶體衍伸出的開機過慢的現象,便成為很重要的課題。However, as the capacity of the flash memory increases, the time to load the logical address with the physical address table becomes longer and longer, so that the flash memory must take more time to complete the loading. The logic address and the physical address corresponding to the table of the program, and then can start the boot process, causing the boot speed to be substantially affected. Therefore, how to overcome the phenomenon that the large-capacity flash memory is extended too slowly has become an important issue.

因此,本發明之目的,即在提供一種基於快閃記憶體的開機速度提升方法。Accordingly, it is an object of the present invention to provide a flash memory based boot speed boosting method.

於是,本發明基於快閃記憶體的開機速度提升方法,適用於一與一電腦主機電連接的快閃記憶體,該基於快閃記憶體的開機速度提升方法包含以下步驟:(A)判斷是否存在一建立於該快閃記憶體的邏輯位址開機表,若否,則根據該電腦主機所傳送的一開機請求於該快閃記憶體建立該邏輯位址開機表;(B)若存在該邏輯位址開機表,則判斷該開機請求與該邏輯位址開機表是否完全匹配;(C)若該開機請求與該邏輯位址開機表完全匹配,則根據該邏輯位址開機表讀取儲存於該快閃記憶體且供該電腦主機開機的開機資料;(D)判斷一儲存於該快閃記憶體的邏輯實體位址對應表是否已完全載入完畢,若否,則回到步驟(C),其中該邏輯實體位址對應表包括用以供該電腦主機開機的開機資料;及(E)若已完全載入該邏輯實體位址對應表,則不再判斷該開機請求與該邏輯位址開機表是否完全匹配。Therefore, the present invention is based on a method for improving the boot speed of a flash memory, and is suitable for a flash memory electrically connected to a computer host. The method for improving the boot speed based on the flash memory includes the following steps: (A) determining whether There is a logical address boot table established in the flash memory, and if not, the logical address boot table is established in the flash memory according to a boot request transmitted by the host computer; (B) if the The logical address boot table determines whether the boot request and the logical address boot table are completely matched; (C) if the boot request completely matches the logical address boot table, the boot table is read and stored according to the logical address The boot data for the flash memory and for the computer host to boot; (D) determining whether a logical entity address correspondence table stored in the flash memory has been completely loaded, and if not, returning to the step ( C), wherein the logical entity address correspondence table includes boot data for booting the computer host; and (E) if the logical entity address correspondence table is completely loaded, the boot request and the logic are no longer determined Bit Power table is an exact match.

有關本發明之前述及其他技術內容、特點與功效,在以下配合參考圖式之一個較佳實施例的詳細說明中,將可清楚的呈現。The above and other technical contents, features and advantages of the present invention will be apparent from the following detailed description of the preferred embodiments.

參閱圖1,本發明基於快閃記憶體的開機速度提升方法之較佳實施例,適用於一與一電腦主機電連接的快閃記憶體。在本較佳實施例中,該快閃記憶體屬於NAND型快閃 記憶體或者屬於NOR型快閃記憶體其中一者。此外該快閃記憶體可以是單階儲存單元(Single Level Cell,SLC)快閃記憶體,或者是多階儲存單元(Multi Level Cell,MLC)快閃記憶體,亦可以是三階儲存單元(Triple Level Cell,TLC)快閃記憶體。又,該快閃記憶體儲存供該電腦主機進行開機程序時所需的開機資料,以及一邏輯實體位址對應表(Logical to Physical Address Mapping Table,以下簡稱L2P Table)。其中該L2P Table包含多組邏輯位址與實體位址的對應關係。亦即,該L2P Table中的每一對應關係分別代表一邏輯位址,以及一與該邏輯位址相對應的實體位址。而每一實體位址分別關聯於供該電腦主機進行開機程序時上述所需的開機資料。Referring to FIG. 1, the present invention is based on a preferred embodiment of a method for improving boot speed of a flash memory, and is suitable for a flash memory electrically connected to a host computer. In the preferred embodiment, the flash memory belongs to the NAND flash type. The memory is either one of the NOR flash memories. In addition, the flash memory may be a single-level storage unit (SLC) flash memory, or a multi-level cell (MLC) flash memory, or a third-order storage unit ( Triple Level Cell, TLC) Flash memory. Moreover, the flash memory stores boot data required for the host computer to perform a boot process, and a Logical to Physical Address Mapping Table (hereinafter referred to as L2P Table). The L2P Table includes a correspondence between multiple sets of logical addresses and physical addresses. That is, each correspondence in the L2P Table represents a logical address and a physical address corresponding to the logical address. Each physical address is associated with the boot data required for the booting process of the host computer.

又,在該電腦主機欲進行開機程序之前,該快閃記憶體必須先將該L2P Table完全載入完畢,亦即,該快閃記憶體必須先將該L2P Table完全載入完畢後,才能進一步地將所需的開機資料也載入,接著該電腦主機才能進行後續的開機程序。Moreover, before the computer host wants to start the program, the flash memory must completely load the L2P table, that is, the flash memory must be completely loaded before the L2P table is completely loaded. The required boot data is also loaded, and then the host computer can perform the subsequent boot process.

以下將透過本較佳實施例,針對該電腦主機與該快閃記憶體之間的互動進一步地說明。The interaction between the computer host and the flash memory will be further described below through the preferred embodiment.

首先,該電腦主機會先下達一開機請求(Logic Base Address Request,LBA Request)至該快閃記憶體。在本較佳實施例中,該開機請求即高技術配置指令(Advanced Technology Attachment Command,ATA Command),其包括多個邏輯位址與相對應的長度資料(即,邏輯位址所對應的 記憶體區間長度)。First, the host computer will first issue a Logic Base Address Request (LBA Request) to the flash memory. In the preferred embodiment, the power-on request is an Advanced Technology Attachment Command (ATA Command), which includes a plurality of logical addresses and corresponding length data (ie, corresponding to logical addresses). Memory interval length).

如步驟S20與步驟S21所示,判斷是否存在一建立於該快閃記憶體的邏輯位址開機表(Boot LBA List),若否,則根據該電腦主機所傳送的一開機請求,於該快閃記憶體建立該邏輯位址開機表。其中該邏輯位址開機表包括多個入口(Entry)資料,每一入口資料對應一邏輯位址,及一與該邏輯位址相對應的實體位址。而該等實體位址亦關聯於供該電腦主機進行開機程序時所需的開機資料。As shown in step S20 and step S21, it is determined whether there is a boot address table (Boot LBA List) established in the flash memory, and if not, according to a boot request transmitted by the host computer, The flash memory establishes the logical address boot table. The logical address boot table includes a plurality of entry data, each entry data corresponding to a logical address, and a physical address corresponding to the logical address. The physical addresses are also associated with the boot data required for the host computer to boot the program.

亦即,當該快閃記憶體判斷其自身並不存有該邏輯位址開機表時,便會根據該開機請求建立該邏輯位址開機表。值得一提的是,雖然該邏輯位址開機表與該L2P Table均關聯於該電腦主機進行開機程序時所需的開機資料,然而該邏輯位址開機表的尺寸遠小於該L2P Table。That is, when the flash memory determines that the logical address boot table is not stored by itself, the logical address boot table is established according to the boot request. It is worth mentioning that although the logical address boot table and the L2P Table are both associated with the boot data required for the boot process of the host computer, the size of the logical address boot table is much smaller than the L2P Table.

舉例來說,假設該邏輯位址開機表的長度為256KBytes,且該邏輯位址開機表的每個入口資料佔了8Bytes,則該邏輯位址開機表共包括32K個入口資料。若再假設每個入口資料可以儲存4KBytes的資料,則該邏輯位址開機表整體共可儲存128MBytes的資料。而該L2P Table能儲存的資料容量遠大於該邏輯位址開機表能儲存的資料,故該電腦主機必須花費相當長的時間才能完全載入該L2P Table。For example, if the logical address boot table has a length of 256 KBytes and each entry of the logical address boot table occupies 8 Bytes, the logical address boot table includes a total of 32 K entries. If it is assumed that each entry data can store 4KBytes of data, the logical address boot table can store a total of 128MBytes of data. The L2P Table can store more data than the logical address can store, so the host must take a long time to fully load the L2P Table.

如步驟S22所示,若存在該邏輯位址開機表,則判斷該開機請求與該邏輯位址開機表是否完全匹配。亦即,當該開機請求的該等邏輯位址與該等入口資料所對應的邏輯 位址一一相等時,則該快閃記憶體判斷該開機請求與該邏輯位址開機表完全匹配。其中當該開機請求與該邏輯位址開機表完全匹配時,其對應關係如下表一所示: As shown in step S22, if the logical address boot table exists, it is determined whether the boot request and the logical address boot table are completely matched. That is, when the logical address of the boot request is equal to the logical address corresponding to the entry data, the flash memory determines that the boot request completely matches the logical address boot table. When the boot request completely matches the logical address boot table, the corresponding relationship is as shown in Table 1 below:

又,表一僅用以示意該開機請求與該邏輯位址開機表間的對應關係,並不代表該開機請求的邏輯位址必須按照順序與該邏輯位址開機表的邏輯位址相等才算是完全匹配。Moreover, Table 1 is only used to indicate the correspondence between the boot request and the logical address boot table, and does not mean that the logical address of the boot request must be equal to the logical address of the logical address boot table in order. Exact match.

如步驟S23所示,若該開機請求與該邏輯位址開機表完全匹配,則根據該邏輯位址開機表讀取儲存於該快閃記憶體且供該電腦主機開機的開機資料。As shown in step S23, if the power-on request completely matches the logical address boot table, the boot data stored in the flash memory and powered on by the computer host is read according to the logical address boot table.

由於該邏輯位址開機表的每一入口資料所對應的邏輯位址,分別對應至一實體位址。因此當該開機請求與該邏輯位址開機表完全匹配時,該快閃記憶體便會進一步地根據該等邏輯位址找出該等實體位址,進而將該電腦主機進行開機程序時所需的開機資料讀取出。The logical address corresponding to each entry data of the logical address boot table corresponds to a physical address. Therefore, when the boot request completely matches the logical address boot table, the flash memory further finds the physical addresses according to the logical addresses, thereby performing the booting process on the host computer. The boot data is read out.

值得一提的是,該電腦主機亦可不定時地依序下達該等高技術配置指令至該快閃記憶體,因此每當該快閃記憶 體一接收到該等高技術配置指令其中一者時,便會判斷該高技術配置指令的邏輯位址是否與該邏輯位址開機表的其中一邏輯位址匹配。接著,當該高技術配置指令的邏輯位址與該邏輯位址開機表的該邏輯位址匹配時,該快閃記憶體便會進一步地根據該邏輯位址找出該實體位址,進而將該電腦主機進行開機程序時所需的開機資料讀取出,也就是說,該快閃記憶體只要一判斷出有相匹配的邏輯位址時,即可立刻讀取出開機資料,而無需等待所有的高技術配置指令均匹配時才讀取出開機資料。It is worth mentioning that the host computer can also issue the high-tech configuration commands to the flash memory in an orderly manner, so whenever the flash memory is used Upon receiving one of the high-tech configuration instructions, the body determines whether the logical address of the high-tech configuration instruction matches one of the logical addresses of the logical address boot table. Then, when the logical address of the high-tech configuration instruction matches the logical address of the logical address boot table, the flash memory further finds the physical address according to the logical address, and The boot data required for the booting process of the computer host is read out, that is, the flash memory can read the boot data immediately as soon as it is determined that there is a matching logical address, without waiting The boot data is read when all high-tech configuration commands match.

如步驟S24所示,判斷儲存於該快閃記憶體的該L2P Table是否已完全載入完畢,若否,則回到步驟S23。如上述所提,該電腦主機進行開機程序之前,該快閃記憶體必須先將該L2P Table完全載入完畢。因此即便該快閃記憶體已將該電腦主機進行開機程序時所需的開機資料讀取出,仍需等待該快閃記憶體將該L2P Table完全載入完畢。As shown in step S24, it is determined whether the L2P Table stored in the flash memory has been completely loaded. If not, the process returns to step S23. As mentioned above, before the computer host performs the booting process, the flash memory must first completely load the L2P Table. Therefore, even if the flash memory has read the boot data required when the host computer is booted, it is necessary to wait for the flash memory to completely load the L2P Table.

值得一提的是,該快閃記憶體能多工處理讀取程序與載入程序,亦即,該電腦主機讀取開機資料時,亦同步地載入該L2P Table。故有別於現有的技術,本發明不需要等到該快閃記憶體將該L2P Table完全載入完畢後,才讀取該電腦主機進行開機程序時所需的開機資料,而是透過該邏輯位址開機表,在該快閃記憶體載入該L2P Table的過程中,亦並行地讀取開機資料。It is worth mentioning that the flash memory can multiplex the read program and the load program, that is, when the host computer reads the boot data, the L2P table is also loaded synchronously. Therefore, unlike the prior art, the present invention does not need to wait until the flash memory completely loads the L2P Table, and then reads the boot data required by the host computer to start the boot process, but through the logic bit. The power-on table, in the process of loading the flash memory into the L2P Table, also reads the boot data in parallel.

如步驟S25所示,若已完全載入該L2P Table,則不再判斷該開機請求與該邏輯位址開機表是否完全匹配。亦 即,由於該快閃記憶體已該L2P Table載入完畢,故此時該電腦主機已可根據上述所讀取的開機資料進行開機程序,所以不再需要判斷該開機請求與該邏輯位址開機表是否完全匹配。As shown in step S25, if the L2P Table has been completely loaded, it is no longer determined whether the boot request and the logical address boot table are completely matched. also That is, since the flash memory has been loaded by the L2P Table, the host computer can start the booting process according to the boot data read above, so it is no longer necessary to judge the boot request and the logical address boot table. Whether it matches exactly.

值得一提的是,如步驟S26所示,若該開機請求與該邏輯位址開機表不完全匹配,則該快閃記憶體會根據該開機請求與該邏輯位址開機表產生一不匹配值,並判斷該不匹配值是否超過一預設的臨界值,若否,則進行步驟S23。其中該不匹配值為該開機請求中不與該邏輯位址開機表的任何邏輯位址相等的邏輯位址的數量,除以該開機請求的邏輯位址的總數量後的商值。It is worth mentioning that, as shown in step S26, if the boot request does not completely match the logical address boot table, the flash memory generates a mismatch value with the logical address boot table according to the boot request. And determining whether the unmatched value exceeds a predetermined threshold, and if not, proceeding to step S23. The mismatch value is the number of logical addresses in the boot request that are not equal to any logical address of the logical address boot table, divided by the quotient of the total number of logical addresses of the boot request.

舉例來說,假設該開機請求共包含十個邏輯位址,其中的兩個邏輯位址與該邏輯位址開機表中的邏輯位置匹配,其它八個邏輯位址不與該邏輯位址開機表中的邏輯位置匹配,則該不匹配值為「80%」。若假設該臨界值為「90%」,由於該不匹配值並無超過該臨界值,因此接著進行步驟S23。也就是說,儘管該開機請求與該邏輯位址開機表不完全匹配,只要該不匹配值沒有超過該臨界值,該快閃記憶體仍可根據該邏輯位址開機表讀取開機資料。For example, suppose the boot request includes a total of ten logical addresses, wherein two logical addresses match the logical positions in the logical address boot table, and the other eight logical addresses are not associated with the logical address boot table. If the logical position in the match matches, the mismatch value is "80%". If the threshold value is assumed to be "90%", since the mismatch value does not exceed the threshold value, step S23 follows. That is, although the boot request does not exactly match the logical address boot table, as long as the mismatch value does not exceed the threshold, the flash memory can still read the boot data according to the logical address boot table.

如步驟S27所示,若該不匹配值超過該臨界值,則先根據該開機請求重新建立該邏輯位址開機表,接著再進行步驟S23。也就是說,當該開機請求與該邏輯位址開機表不完全匹配,且該不匹配值超過該臨界值,該快閃記憶體才重新建立該邏輯位址開機表,以提高下次該電腦主機下達 該開機請求於該快閃記憶體時,該開機請求與該邏輯位址開機表匹配的程度。又,如此設計的好處在於避免該快閃記憶體頻繁地更新該邏輯位址開機表,而影響到該電腦主機的開機效率。As shown in step S27, if the unmatched value exceeds the threshold, the logical address boot table is re-established according to the boot request, and then step S23 is performed. That is, when the boot request does not completely match the logical address boot table, and the mismatch value exceeds the threshold, the flash memory re-establishes the logical address boot table to improve the next computer. Host release The extent to which the power-on request matches the logical address boot table when the boot request is made to the flash memory. Moreover, the advantage of such a design is that the flash memory is frequently updated to update the logical address boot table, which affects the boot efficiency of the computer host.

綜上所述,透過建立於該快閃記憶體的邏輯位址開機表,該快閃記憶體可以在完成載入L2P Table的程序之前,即先行讀取該電腦主機進行開機程序時所需的開機資料,亦即,無論該快閃記憶體的容量多寡,均不會影響其優先讀取開機資料的行為,故確實能達成本發明之目的。In summary, through the logical address boot table established in the flash memory, the flash memory can be read before the program of loading the L2P Table, that is, the computer host is required to start the boot process. The boot data, that is, regardless of the capacity of the flash memory, does not affect its behavior of preferentially reading the boot data, so the object of the present invention can be achieved.

惟以上所述者,僅為本發明之較佳實施例而已,當不能以此限定本發明實施之範圍,即大凡依本發明申請專利範圍及發明說明內容所作之簡單的等效變化與修飾,皆仍屬本發明專利涵蓋之範圍內。The above is only the preferred embodiment of the present invention, and the scope of the invention is not limited thereto, that is, the simple equivalent changes and modifications made by the scope of the invention and the description of the invention are All remain within the scope of the invention patent.

S20~S27‧‧‧步驟S20~S27‧‧‧ steps

圖1是一流程圖,說明一對應本發明基於快閃記憶體的開機速度提升方法的較佳實施例的步驟。1 is a flow chart illustrating the steps of a preferred embodiment of a flash memory based boot speed improvement method in accordance with the present invention.

S20~S27‧‧‧步驟S20~S27‧‧‧ steps

Claims (2)

一種基於快閃記憶體的開機速度提升方法,適用於一與一電腦主機電連接的快閃記憶體,該基於快閃記憶體的開機速度提升方法包含以下步驟:(A)判斷是否存在一建立於該快閃記憶體的邏輯位址開機表,若否,則根據該電腦主機所傳送的一開機請求於該快閃記憶體建立該邏輯位址開機表,且該開機請求包括多個邏輯位址,該邏輯位址開機表包括多個入口資料,每一入口資料對應一邏輯位址;(B)若存在該邏輯位址開機表,則判斷該開機請求與該邏輯位址開機表是否完全匹配,當該開機請求的該等邏輯位址與該等入口資料所對應的邏輯位址一一相等時,則判斷該開機請求與該邏輯位址開機表完全匹配;(C)若該開機請求與該邏輯位址開機表不完全匹配,則根據該開機請求與該邏輯位址開機表產生一不匹配值,並判斷該不匹配值是否超過一預設的臨界值,若否,則進行步驟(D),其中該不匹配值為該開機請求中不與該邏輯位址開機表的任何邏輯位址相等的邏輯位址的數量,除以該開機請求的邏輯位址的總數量後的商值;(D)若該開機請求與該邏輯位址開機表完全匹配,則根據該邏輯位址開機表讀取儲存於該快閃記憶體且供該電腦主機開機的開機資料; (E)判斷一儲存於該快閃記憶體的邏輯實體位址對應表是否已完全載入完畢,若否,則回到步驟(D),其中該邏輯實體位址對應表包括用以供該電腦主機開機的開機資料;及(F)若已完全載入該邏輯實體位址對應表,則不再判斷該開機請求與該邏輯位址開機表是否完全匹配。 A flash memory-based boot speed improvement method is applicable to a flash memory electrically connected to a computer host, and the flash memory-based boot speed improvement method comprises the following steps: (A) determining whether there is an establishment The logical address boot table of the flash memory, if not, establishing the logical address boot table in the flash memory according to a boot request sent by the host computer, and the boot request includes multiple logic bits Address, the logical address boot table includes a plurality of entry data, each entry data corresponds to a logical address; (B) if the logical address boot table exists, determining whether the boot request and the logical address boot table are complete Matching, when the logical address of the boot request is equal to the logical address corresponding to the entry data, determining that the boot request completely matches the logical address boot table; (C) if the boot request If the logical address is not completely matched with the logical address booting table, a mismatch value is generated according to the boot request and the logical address boot table, and it is determined whether the unmatched value exceeds a preset threshold. If not, proceed to step (D), wherein the mismatch value is the number of logical addresses in the boot request that are not equal to any logical address of the logical address boot table, divided by the logical address of the boot request The quotient value after the total number; (D) if the boot request completely matches the logical address boot table, the boot data stored in the flash memory and powered on by the computer host is read according to the logical address boot table. ; (E) determining whether a logical entity address correspondence table stored in the flash memory has been completely loaded, and if not, returning to step (D), wherein the logical entity address correspondence table includes The boot data of the computer host is turned on; and (F) if the logical entity address correspondence table has been completely loaded, it is no longer determined whether the boot request and the logical address boot table completely match. 根據申請專利範圍第1項所述的基於快閃記憶體的開機速度提升方法,還包含一位於步驟(C)與步驟(E)間的步驟(G):若該不匹配值超過該臨界值,則先根據該開機請求重新建立該邏輯位址開機表,接著進行步驟(D)。 The flash memory-based boot speed improvement method according to claim 1, further comprising a step (G) between the step (C) and the step (E): if the mismatch value exceeds the threshold Then, the logical address boot table is re-established according to the boot request, and then step (D) is performed.
TW101131340A 2012-08-29 2012-08-29 A Method of Improving Speed ​​of Starting Speed ​​Based on Flash Memory TWI454914B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW101131340A TWI454914B (en) 2012-08-29 2012-08-29 A Method of Improving Speed ​​of Starting Speed ​​Based on Flash Memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101131340A TWI454914B (en) 2012-08-29 2012-08-29 A Method of Improving Speed ​​of Starting Speed ​​Based on Flash Memory

Publications (2)

Publication Number Publication Date
TW201409233A TW201409233A (en) 2014-03-01
TWI454914B true TWI454914B (en) 2014-10-01

Family

ID=50820384

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101131340A TWI454914B (en) 2012-08-29 2012-08-29 A Method of Improving Speed ​​of Starting Speed ​​Based on Flash Memory

Country Status (1)

Country Link
TW (1) TWI454914B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI319530B (en) * 2005-06-08 2010-01-11 Micron Technology Inc Robust index storage for non-volatile memory
US20100169558A1 (en) * 2007-07-31 2010-07-01 Toshiyuki Honda Nonvolatile memory device and nonvolatile memory system
US8176295B2 (en) * 2009-04-20 2012-05-08 Imation Corp. Logical-to-physical address translation for a removable data storage device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI319530B (en) * 2005-06-08 2010-01-11 Micron Technology Inc Robust index storage for non-volatile memory
US20100169558A1 (en) * 2007-07-31 2010-07-01 Toshiyuki Honda Nonvolatile memory device and nonvolatile memory system
US8176295B2 (en) * 2009-04-20 2012-05-08 Imation Corp. Logical-to-physical address translation for a removable data storage device

Also Published As

Publication number Publication date
TW201409233A (en) 2014-03-01

Similar Documents

Publication Publication Date Title
US11119940B2 (en) Sequential-write-based partitions in a logical-to-physical table cache
US8949512B2 (en) Trim token journaling
US9176865B2 (en) Data writing method, memory controller, and memory storage device
US8667234B2 (en) Data writing method, memory controller, and memory storage apparatus
TWI592865B (en) Data reading method, data writing method and storage controller using the same
US9058256B2 (en) Data writing method, memory controller and memory storage apparatus
JP6166476B2 (en) Memory module and information processing system
US20130097362A1 (en) Data writing method, and memory controller and memory storage apparatus using the same
KR20110097438A (en) Memory system and operation method thereof
US9619380B2 (en) Data writing method, memory control circuit unit and memory storage apparatus
TWI738442B (en) Data storage device and data processing method
CN112912857B (en) Write atomicity management for memory subsystem
US9477423B2 (en) Eliminating or reducing programming errors when programming flash memory cells
US11693768B2 (en) Power loss data protection in a memory sub-system
US9389998B2 (en) Memory formatting method, memory controller, and memory storage apparatus
US9037781B2 (en) Method for managing buffer memory, memory controllor, and memory storage device
US20140013030A1 (en) Memory storage device, memory controller thereof, and method for writing data thereof
US11144448B2 (en) Memory sub-system for managing flash translation layers table updates in response to unmap commands
US20130159604A1 (en) Memory storage device and memory controller and data writing method thereof
US20130132640A1 (en) Data writing method, and memory controller and memory storage apparatus using the same
US8762685B2 (en) Data writing method, memory controller and memory storage apparatus
US20140075103A1 (en) Method capable of increasing performance of a memory and related memory system
US8738847B2 (en) Data writing method, and memory controller and memory storage apparatus using the same
TWI454914B (en) A Method of Improving Speed ​​of Starting Speed ​​Based on Flash Memory
US11675695B2 (en) Namespace management for memory sub-systems

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees