TWI446468B - Bumping process and structure thereof - Google Patents

Bumping process and structure thereof Download PDF

Info

Publication number
TWI446468B
TWI446468B TW100145441A TW100145441A TWI446468B TW I446468 B TWI446468 B TW I446468B TW 100145441 A TW100145441 A TW 100145441A TW 100145441 A TW100145441 A TW 100145441A TW I446468 B TWI446468 B TW I446468B
Authority
TW
Taiwan
Prior art keywords
bump
titanium
layer
bumps
copper
Prior art date
Application number
TW100145441A
Other languages
Chinese (zh)
Other versions
TW201324635A (en
Inventor
Chih Ming Kuo
Yie Chuan Chiu
Lung Hua Ho
Original Assignee
Chipbond Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipbond Technology Corp filed Critical Chipbond Technology Corp
Priority to TW100145441A priority Critical patent/TWI446468B/en
Publication of TW201324635A publication Critical patent/TW201324635A/en
Application granted granted Critical
Publication of TWI446468B publication Critical patent/TWI446468B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods

Landscapes

  • Wire Bonding (AREA)

Description

凸塊製程及其結構 Bump process and its structure

本發明係有關於一種凸塊製程,特別係有關於一種可防止銅離子游離之凸塊製程。 The present invention relates to a bump process, and more particularly to a bump process that prevents copper ions from escaping.

由於目前之電子產品越來越輕薄短小,因此內部電路佈局亦越來越密集,然此種電路佈局容易因為相鄰之電連接元件距離太近而導致短路之情形。 Since the current electronic products are becoming lighter and thinner, the internal circuit layout is also more and more dense. However, such a circuit layout is liable to cause a short circuit due to the proximity of adjacent electrical connection elements.

本發明之主要目的係在於提供一種凸塊製程,其包含提供一矽基板,該矽基板係具有一表面、複數個設置於該表面之銲墊及一設置於該表面之保護層,該保護層係具有複數個開口,且該些開口係顯露該些銲墊;形成一含鈦金屬層於該矽基板,該含鈦金屬層係覆蓋該些銲墊,且該含鈦金屬層係具有複數個第一區及複數個位於該些第一區外側之第二區;形成一光阻層於該含鈦金屬層;圖案化該光阻層以形成複數個開槽,該些開槽係對應該含鈦金屬層之該些第一區且各該開槽係具有一內側壁;形成複數個凸塊底部包覆層於該些開槽,且各該凸塊底部包覆層係覆蓋該含鈦金屬層之各該第一區,各該凸塊底部包覆層係具有一外側壁且該外側壁係與各該開槽之該內側壁接觸;形成複數個銅凸塊於該凸塊底部包覆層上,各該銅凸塊係具有一第一頂面、一環壁及一底面,該底面係位於該凸塊底部包覆層上,且各該環壁係與各該開槽之該內側壁接觸;進行一加熱步驟,以使該 光阻層之各該開槽形成擴孔,而使各該開槽之該內側壁及各該凸塊底部包覆層之該外側壁之間形成有一第一間距,及使各該開槽之該內側壁及各該銅凸塊之該環壁之間形成有一第二間距;形成複數個凸塊外部包覆層於該些第一間距、該些第二間距、各該銅凸塊之該第一頂面及該環壁,以使各該凸塊外部包覆層連接各該凸塊底部包覆層,且各該凸塊外部包覆層係具有一第二頂面;形成複數個接合層於該些凸塊外部包覆層之該些第二頂面;移除該光阻層;以及移除該含鈦金屬層之該些第二區,並使該含鈦金屬層之各該第一區形成為一位於各該凸塊包裹層下之凸塊下金屬層。由於各該凸塊包裹層係包含有各該凸塊外部包覆層及各該凸塊底部包覆層,因此可防止該些銅凸塊之銅離子游離而導致電性短路之情形,更可進一步縮小相鄰銅凸塊之第二間距,此外,藉由該些凸塊包裹層之保護,亦可防止移除該含鈦金屬層之該些第二區時導致該些銅凸塊產生凹陷之情形。 The main object of the present invention is to provide a bump process comprising providing a germanium substrate having a surface, a plurality of pads disposed on the surface, and a protective layer disposed on the surface, the protective layer And having a plurality of openings, wherein the openings expose the pads; forming a titanium-containing metal layer on the germanium substrate, the titanium-containing metal layer covering the pads, and the titanium-containing metal layer has a plurality of a first region and a plurality of second regions outside the first regions; forming a photoresist layer on the titanium-containing metal layer; patterning the photoresist layer to form a plurality of trenches, the trenches corresponding to each other The first regions of the titanium-containing metal layer and each of the trenches have an inner sidewall; a plurality of bump bottom cladding layers are formed on the trenches, and each of the bump bottom cladding layers covers the titanium-containing layer Each of the first regions of the metal layer, each of the bump bottom cladding layers has an outer sidewall and the outer sidewalls are in contact with the inner sidewalls of each of the slots; forming a plurality of copper bumps at the bottom of the bumps Each of the copper bumps has a first top surface, a ring wall and a Surface, the bottom surface of the projection system is located on the bottom cladding layer, and each of the system in contact with the annular wall of each of the inner side wall of the slot; performing a heating step to make the Each of the slits of the photoresist layer forms a reaming hole, and a first spacing is formed between the inner sidewall of each of the slots and the outer sidewall of each of the bump bottom cladding layers, and each of the slots is formed Forming a second spacing between the inner sidewall and the ring wall of each of the copper bumps; forming a plurality of bump outer cladding layers on the first pitch, the second pitches, and each of the copper bumps a first top surface and the ring wall, such that the outer cladding layer of each of the bumps is connected to each of the bump bottom cladding layers, and each of the bump outer cladding layers has a second top surface; forming a plurality of joints Laminating the second top surfaces of the outer cladding layers of the bumps; removing the photoresist layer; and removing the second regions of the titanium-containing metal layer, and causing the titanium-containing metal layers to be The first region is formed as a sub-bump metal layer under each of the bump wrap layers. Since each of the bump encapsulation layers includes the outer cladding layer of each of the bumps and the bottom cladding layer of each of the bumps, the copper ions of the copper bumps can be prevented from being detached to cause an electrical short circuit, and Further reducing the second pitch of the adjacent copper bumps, and further, by protecting the bump wrap layers, preventing the second bumps of the titanium-containing metal layer from being removed causes the copper bumps to be recessed The situation.

請參閱第1及2A至2K圖,其係本發明之一較佳實施例,一種凸塊製程係包含下列步驟:首先,請參閱第1圖之步驟11及2A圖,提供一矽基板110,該矽基板110係具有一表面111、複數個設置於該表面111之銲墊112及一設置於該表面111之保護層113,該保護層113係具有複數個開口113a,且該些開口113a係顯露該些銲墊112;接著,請參閱第1圖之步驟12及2B圖,形成一含鈦金屬層200於該矽基板110,該含鈦金屬層200係覆蓋該些銲墊112,且該含鈦金屬層200係具有複數個第一區210及複 數個位於該些第一區210外側之第二區220;之後,請參閱第1圖之步驟13及2C圖,形成一光阻層300於該含鈦金屬層200;接著,請參閱第1圖之步驟14及2D圖,圖案化該光阻層300以形成複數個開槽310,該些開槽310係對應該含鈦金屬層200之該些第一區210且各該開槽310係具有一內側壁311;之後,請參閱第1圖之步驟15及2E圖,形成複數個凸塊底部包覆層131於該些開槽310,且各該凸塊底部包覆層131係覆蓋該含鈦金屬層200之各該第一區210,各該凸塊底部包覆層131係具有一外側壁131a且該外側壁131a係與各該開槽310之該內側壁311接觸,在本實施例中,該些凸塊底部包覆層131之材質係選自於鎳、鈀或金其中之一,該些凸塊底部包覆層131之厚度係不大於8um。 Referring to FIGS. 1 and 2A to 2K, which are a preferred embodiment of the present invention, a bump process system includes the following steps: First, referring to steps 11 and 2A of FIG. 1, a substrate 110 is provided. The cymbal substrate 110 has a surface 111, a plurality of pads 112 disposed on the surface 111, and a protective layer 113 disposed on the surface 111. The protective layer 113 has a plurality of openings 113a, and the openings 113a are The solder pads 112 are exposed; then, referring to steps 12 and 2B of FIG. 1 , a titanium-containing metal layer 200 is formed on the germanium substrate 110, and the titanium-containing metal layer 200 covers the solder pads 112, and the The titanium-containing metal layer 200 has a plurality of first regions 210 and complex a plurality of second regions 220 located outside the first regions 210; thereafter, referring to steps 13 and 2C of FIG. 1, a photoresist layer 300 is formed on the titanium-containing metal layer 200; then, refer to the first Steps 14 and 2D of the figure, patterning the photoresist layer 300 to form a plurality of trenches 310 corresponding to the first regions 210 of the titanium metal layer 200 and each of the trenches 310 An inner sidewall 311 is formed; afterwards, referring to steps 15 and 2E of FIG. 1 , a plurality of bump bottom cladding layers 131 are formed on the slots 310 , and each of the bump bottom cladding layers 131 covers the Each of the first regions 210 of the titanium-containing metal layer 200 has an outer sidewall 131a and the outer sidewall 131a is in contact with the inner sidewall 311 of each of the slots 310. For example, the material of the bump bottom cladding layer 131 is selected from one of nickel, palladium or gold, and the thickness of the bump bottom cladding layer 131 is not more than 8 um.

接著,請參閱第1圖之步驟16及2F圖,形成複數個銅凸塊120於該些凸塊底部包覆層131上,各該銅凸塊120係具有一第一頂面131、一環壁122及一底面123,該底面123係位於該凸塊底部包覆層131上,且各該環壁122係與各該開槽310之該內側壁311接觸;之後,請參閱第1圖之步驟17及2G圖,進行一加熱步驟,以使該光阻層300之各該開槽310形成擴孔,而使各該開槽310之該內側壁311及各該凸塊底部包覆層131之該外側壁131a之間形成有一第一間距D1,及使各該開槽310之該內側壁311及各該銅凸塊120之該環壁122之間形成有一第二間距D2,在本實施例中,該加熱製程之玻璃轉換溫度係介於70-140℃之間;接著,請參閱第1圖之步驟18及2H圖,形成複數個凸塊外部包覆層132於該些第一間距D1、該些第二間距 D2、各該銅凸塊120之該第一頂面121及該環壁122,以使各該凸塊外部包覆層132連接各該凸塊底部包覆層131,而使各該凸塊外部包覆層132及各該凸塊底部包覆層131形成一包覆各該銅凸塊120之凸塊包裹層130,各該凸塊包裹層130係完全包覆各該銅凸塊120,且各該凸塊外部包覆層132係具有一第二頂面132a,該些凸塊外部包覆層132之材質係選自於鎳、鈀或金其中之一,該些凸塊外部包覆層132之厚度係不大於2um;之後,請參閱第1圖之步驟19及2I圖,形成複數個接合層140於該些凸塊外部包覆層132之該些第二頂面132a,在本實施例中,該些接合層140之材質係為金。 Then, referring to steps 16 and 2F of FIG. 1 , a plurality of copper bumps 120 are formed on the bottom cladding layers 131 of the bumps. Each of the copper bumps 120 has a first top surface 131 and a ring wall. And a bottom surface 123, the bottom surface 123 is located on the bottom cover layer 131 of the bump, and each of the ring walls 122 is in contact with the inner side wall 311 of each of the slots 310. Thereafter, refer to the steps of FIG. In the 17 and 2G diagrams, a heating step is performed to form the reaming holes of the slits 310 of the photoresist layer 300, and the inner sidewalls 311 of each of the trenches 310 and the bottom cladding layer 131 of each of the bumps A first spacing D1 is formed between the outer sidewalls 131a, and a second spacing D2 is formed between the inner sidewalls 311 of the slots 310 and the annular walls 122 of the copper bumps 120. The glass transition temperature of the heating process is between 70 and 140 ° C. Next, referring to steps 18 and 2H of FIG. 1 , a plurality of bump outer cladding layers 132 are formed at the first pitches D1. The second spacing D2, the first top surface 121 of the copper bumps 120 and the ring wall 122, so that each of the bump outer cladding layers 132 is connected to each of the bump bottom cladding layers 131, so that the bumps are externally The cladding layer 132 and each of the bump bottom cladding layers 131 form a bump encapsulation layer 130 covering each of the copper bumps 120, and each of the bump encapsulation layers 130 completely covers the copper bumps 120, and Each of the bump outer cladding layers 132 has a second top surface 132a. The material of the bump outer cladding layers 132 is selected from one of nickel, palladium or gold. The thickness of 132 is not more than 2 um; after that, referring to steps 19 and 2I of FIG. 1 , a plurality of bonding layers 140 are formed on the second top surfaces 132 a of the outer cladding layers 132 of the bumps. In the example, the material of the bonding layers 140 is gold.

接著,請參閱第1圖之步驟20及2J圖,移除該光阻層300以顯露出該些凸塊外部包覆層132及該些接合層140;最後,請參閱第1圖之步驟21及2K圖,移除該含鈦金屬層200之該些第二區220,並使該含鈦金屬層200之各該第一區210形成為一位於各該凸塊包裹層130下之凸塊下金屬層150以形成一凸塊結構100,該些凸塊下金屬層150之材質係選自於鈦/鎢/金、鈦/銅、鈦/鎢/銅或鈦/鎳(釩)/銅其中之一。 Next, referring to steps 20 and 2J of FIG. 1 , the photoresist layer 300 is removed to expose the bump outer cladding layer 132 and the bonding layers 140; finally, refer to step 21 of FIG. 1 . And the 2K pattern, the second regions 220 of the titanium-containing metal layer 200 are removed, and each of the first regions 210 of the titanium-containing metal layer 200 is formed as a bump under each of the bump wrap layers 130. Lower metal layer 150 to form a bump structure 100, the material of the under bump metal layer 150 is selected from titanium / tungsten / gold, titanium / copper, titanium / tungsten / copper or titanium / nickel (vanadium) / copper one of them.

請再參閱第2K圖,其係本發明之一較佳實施例之一種凸塊結構100,其至少包含有一矽基板110、複數個凸塊下金屬層150、複數個銅凸塊120、複數個凸塊包裹層130以及複數個接合層140,該矽基板110係具有一表面111、複數個設置於該表面111之銲墊112及一設置於該表面111之保護層113,該保護層113係具有複數個開口113a,且該些開口113a係顯露該些銲墊112,該些凸塊 下金屬層150係形成於該些銲墊112,該些凸塊下金屬層150之材質係選自於鈦/鎢/金、鈦/銅、鈦/鎢/銅或鈦/鎳(釩)/銅其中之一,該些銅凸塊120係形成於該些凸塊下金屬層150上方,各該銅凸塊120係具有一第一頂面121、一環壁122及一底面123,該些凸塊包裹層130係完全包覆各該銅凸塊120,各該凸塊包裹層130係包含有一凸塊底部包覆層131及一連接該凸塊底部包覆層131之凸塊外部包覆層132,各該凸塊外部包覆層132係形成於各該銅凸塊120之該第一頂面121及該環壁122,且各該凸塊外部包覆層132係具有一第二頂面132a,各該凸塊底部包覆層131係形成於各該凸塊下金屬層150,且各該銅凸塊120之該底面123係位於各該凸塊底部包覆層131,在本實施例中,該些凸塊底部包覆層131及該些凸塊外部包覆層132之材質係選自於鎳、鈀或金其中之一,該些凸塊底部包覆層131之厚度係不大於8um,該些凸塊外部包覆層132之厚度係不大於2um,該些接合層140係形成於該些凸塊外部包覆層132之該些第二頂面132a,在本實施例中,該些接合層140之材質係為金。由於各該凸塊包裹層130係包含有各該凸塊外部包覆層132及各該凸塊底部包覆層131,因此可防止該些銅凸塊120之銅離子游離而導致電性短路之情形,更可進一步縮小相鄰銅凸塊120之間距,此外,藉由該些凸塊包裹層130之保護,亦可防止移除該含鈦金屬層200之該些第二區220時導致該些銅凸塊120產生凹陷之情形。 Referring to FIG. 2K, a bump structure 100 according to a preferred embodiment of the present invention includes at least one germanium substrate 110, a plurality of under bump metal layers 150, a plurality of copper bumps 120, and a plurality of a bump encapsulation layer 130 and a plurality of bonding layers 140. The germanium substrate 110 has a surface 111, a plurality of pads 112 disposed on the surface 111, and a protective layer 113 disposed on the surface 111. The protective layer 113 is provided. Having a plurality of openings 113a, and the openings 113a reveal the pads 112, the bumps The lower metal layer 150 is formed on the solder pads 112. The material of the under bump metal layers 150 is selected from titanium/tungsten/gold, titanium/copper, titanium/tungsten/copper or titanium/nickel (vanadium)/ One of the copper bumps 120 is formed on the under bump metal layer 150. Each of the copper bumps 120 has a first top surface 121, a ring wall 122 and a bottom surface 123. Each of the bump layers 130 includes a bump bottom cladding layer 131 and a bump outer cladding layer connecting the bump bottom cladding layer 131. Each of the bump outer cladding layers 132 is formed on the first top surface 121 and the ring wall 122 of each of the copper bumps 120, and each of the bump outer cladding layers 132 has a second top surface. 132a, each of the bump bottom cladding layers 131 is formed on each of the under bump metal layers 150, and the bottom surface 123 of each of the copper bumps 120 is located in each of the bump bottom cladding layers 131, in this embodiment. The material of the bump bottom cladding layer 131 and the bump outer cladding layer 132 is selected from one of nickel, palladium or gold, and the thickness of the bump bottom cladding layer 131 is not greater than 8um The thickness of the outer cladding layer 132 is not more than 2 um, and the bonding layers 140 are formed on the second top surfaces 132a of the outer cladding layers 132 of the bumps. In this embodiment, The material of the bonding layer 140 is gold. Since each of the bump wrap layers 130 includes the bump outer cladding layer 132 and each of the bump bottom cladding layers 131, the copper ions of the copper bumps 120 can be prevented from being freed to cause an electrical short circuit. In this case, the distance between the adjacent copper bumps 120 can be further reduced. Moreover, by the protection of the bump wrap layers 130, the removal of the second regions 220 of the titanium-containing metal layer 200 can also prevent the These copper bumps 120 create a recess.

本發明之保護範圍當視後附之申請專利範圍所界定者為準,任何熟知此項技藝者,在不脫離本發明之精神 和範圍內所作之任何變化與修改,均屬於本發明之保護範圍。 The scope of the present invention is defined by the scope of the appended claims, and anyone skilled in the art, without departing from the spirit of the invention Any changes and modifications made within the scope of the invention are within the scope of the invention.

11‧‧‧提供一矽基板,該矽基板係具有一表面、複數個銲墊及一保護層 11‧‧‧ Providing a substrate having a surface, a plurality of pads and a protective layer

12‧‧‧形成一含鈦金屬層於該矽基板,該含鈦金屬層係具有複數個第一區及複數個第二區 12‧‧‧ forming a titanium-containing metal layer on the germanium substrate, the titanium-containing metal layer having a plurality of first regions and a plurality of second regions

13‧‧‧形成一光阻層於該含鈦金屬層 13‧‧‧ Forming a photoresist layer on the titanium-containing metal layer

14‧‧‧圖案化該光阻層以形成複數個開槽,且各該開槽係具有一內側壁 14‧‧‧ patterning the photoresist layer to form a plurality of slots, and each of the slots has an inner sidewall

15‧‧‧形成複數個凸塊底部包覆層於該些開槽,各該凸塊底部包覆層係具有一外側壁 15‧‧‧ forming a plurality of bump bottom cladding layers on the slots, each of the bump bottom cladding layers having an outer sidewall

16‧‧‧形成複數個銅凸塊於各該凸塊底部包覆層,各該銅凸塊係具有一第一頂面、一環壁及一底面,且各該環壁係與各該開槽之該內側壁接觸 16‧‧‧ forming a plurality of copper bumps on the bottom of each of the bumps, each of the copper bumps having a first top surface, a ring wall and a bottom surface, and each of the ring walls and each of the slots The inner side wall contact

17‧‧‧進行一加熱步驟,使該光阻層之各該開槽形成擴孔,而使各該開槽之該內側壁及各該凸塊底部包覆層之該外側壁之間形成有一第一間距,及使各該開槽之該內側壁及各該銅凸塊之該環壁之間形成有一第二間距 17‧‧‧ a heating step is performed to form a reaming of each of the slits of the photoresist layer, and a gap is formed between the inner sidewall of each of the trenches and the outer sidewall of each of the bump bottom cladding layers a first spacing, and a second spacing formed between the inner sidewall of each of the slots and the annular wall of each of the copper bumps

18‧‧‧形成複數個凸塊外部包覆層於該些第一間距、該些第 二間距、各該銅凸塊之該第一頂面及該環壁,以使各該凸塊外部包覆層係連接該凸塊底部包覆層,且各該凸塊外部包覆層係具有一第二頂面 18‧‧‧ forming a plurality of bump outer cladding layers at the first pitches, the first a second pitch, the first top surface of each of the copper bumps, and the ring wall, such that the outer cladding layer of each of the bumps is connected to the bump bottom cladding layer, and each of the bump outer cladding layers has a second top surface

19‧‧‧形成複數個接合層於該些凸塊外部包覆層之該些第二頂面 19‧‧‧ forming a plurality of bonding layers on the second top surfaces of the outer cladding layers of the bumps

20‧‧‧移除該光阻層 20‧‧‧Remove the photoresist layer

21‧‧‧移除該含鈦金屬層之該些第二區,並使該含鈦金屬層之各該第一區形成為一凸塊下金屬層 21‧‧‧ removing the second regions of the titanium-containing metal layer, and forming each of the first regions of the titanium-containing metal layer into an under bump metal layer

100‧‧‧凸塊結構 100‧‧‧bump structure

110‧‧‧矽基板 110‧‧‧矽 substrate

111‧‧‧表面 111‧‧‧ surface

112‧‧‧銲墊 112‧‧‧ solder pads

113‧‧‧保護層 113‧‧‧Protective layer

113a‧‧‧開口 113a‧‧‧ openings

120‧‧‧銅凸塊 120‧‧‧ copper bumps

121‧‧‧第一頂面 121‧‧‧First top surface

122‧‧‧環壁 122‧‧‧Circle

123‧‧‧底面 123‧‧‧ bottom

130‧‧‧凸塊包裹層 130‧‧‧Bump wrap

131‧‧‧凸塊底部包覆層 131‧‧‧Bump bottom cladding

131a‧‧‧外側壁 131a‧‧‧Outer side wall

132‧‧‧凸塊外部包覆層 132‧‧‧Bump outer cladding

132a‧‧‧第二頂面 132a‧‧‧second top surface

140‧‧‧接合層 140‧‧‧Connection layer

150‧‧‧凸塊下金屬層 150‧‧‧ under bump metal layer

200‧‧‧含鈦金屬層 200‧‧‧Titanium-containing metal layer

210‧‧‧第一區 210‧‧‧First District

220‧‧‧第二區 220‧‧‧Second District

300‧‧‧光阻層 300‧‧‧ photoresist layer

310‧‧‧開槽 310‧‧‧ slotting

311‧‧‧內側壁 311‧‧‧ inner side wall

D1‧‧‧第一間距 D1‧‧‧first spacing

D2‧‧‧第二間距 D2‧‧‧second spacing

第1圖:依據本發明之一較佳實施例,一種凸塊製程之流程圖。 Figure 1 is a flow chart showing a bump process in accordance with a preferred embodiment of the present invention.

第2A至2K圖:依據本發明之一較佳實施例,一種凸塊製程之截面示意圖。 2A-2K: A schematic cross-sectional view of a bump process in accordance with a preferred embodiment of the present invention.

100‧‧‧凸塊結構 100‧‧‧bump structure

110‧‧‧矽基板 110‧‧‧矽 substrate

111‧‧‧表面 111‧‧‧ surface

112‧‧‧銲墊 112‧‧‧ solder pads

113‧‧‧保護層 113‧‧‧Protective layer

113a‧‧‧開口 113a‧‧‧ openings

120‧‧‧銅凸塊 120‧‧‧ copper bumps

121‧‧‧第一頂面 121‧‧‧First top surface

122‧‧‧環壁 122‧‧‧Circle

123‧‧‧底面 123‧‧‧ bottom

130‧‧‧凸塊包裹層 130‧‧‧Bump wrap

131‧‧‧凸塊底部包覆層 131‧‧‧Bump bottom cladding

132‧‧‧凸塊外部包覆層 132‧‧‧Bump outer cladding

132a‧‧‧第二頂面 132a‧‧‧second top surface

140‧‧‧接合層 140‧‧‧Connection layer

150‧‧‧凸塊下金屬層 150‧‧‧ under bump metal layer

Claims (11)

一種凸塊製程,其至少包含:提供一矽基板,該矽基板係具有一表面、複數個設置於該表面之銲墊及一設置於該表面之保護層,該保護層係具有複數個開口,且該些開口係顯露該些銲墊;形成一含鈦金屬層於該矽基板,該含鈦金屬層係覆蓋該些銲墊,且該含鈦金屬層係具有複數個第一區及複數個位於該些第一區外側之第二區;形成一光阻層於該含鈦金屬層;圖案化該光阻層以形成複數個開槽,該些開槽係對應該含鈦金屬層之該些第一區且各該開槽係具有一內側壁;形成複數個凸塊底部包覆層於該些開槽,且各該凸塊底部包覆層係覆蓋該含鈦金屬層之各該第一區,各該凸塊底部包覆層係具有一外側壁;形成複數個銅凸塊於各該凸塊底部包覆層上,各該銅凸塊係具有一第一頂面、一環壁及一底面,該底面係位於該凸塊底部包覆層上;進行一加熱步驟,以使該光阻層之各該開槽形成擴孔,而使各該開槽之該內側壁及各該凸塊底部包覆層之該外側壁之間形成有一第一間距,及使各該開槽之該內側壁及各該銅凸塊之該環壁之間形成有一第二間距;形成複數個凸塊外部包覆層於該些第一間距、該些第二間距、各該銅凸塊之該第一頂面及該環壁,以使各該凸塊外部包覆層連接各該凸塊底部包覆層,而使各該凸塊外部包覆層及各該凸塊底部包覆層形成一包覆各該銅凸塊之凸塊 包裹層,各該凸塊包裹層係完全包覆各該銅凸塊,且各該凸塊外部包覆層係具有一第二頂面;形成複數個接合層於該些凸塊外部包覆層之該些第二頂面;移除該光阻層;以及移除該含鈦金屬層之該些第二區,並使該含鈦金屬層之各該第一區形成為一位於各該凸塊包裹層下之凸塊下金屬層。 A bump process comprising: providing a substrate having a surface, a plurality of pads disposed on the surface, and a protective layer disposed on the surface, the protective layer having a plurality of openings And the openings are exposed to the solder pads; forming a titanium-containing metal layer on the germanium substrate, the titanium-containing metal layer covering the solder pads, and the titanium-containing metal layer has a plurality of first regions and a plurality of a second region outside the first regions; forming a photoresist layer on the titanium-containing metal layer; patterning the photoresist layer to form a plurality of trenches, wherein the trenches are opposite to the titanium metal layer Each of the first regions and each of the slots has an inner sidewall; a plurality of bump bottom cladding layers are formed on the slots, and each of the bump bottom cladding layers covers the titanium-containing metal layer In one region, each of the bump bottom cladding layers has an outer sidewall; a plurality of copper bumps are formed on each of the bump bottom cladding layers, each of the copper bumps having a first top surface and a ring wall a bottom surface, the bottom surface is located on the bottom cladding layer of the bump; performing a heating step, Forming a reaming in each of the slits of the photoresist layer, and forming a first spacing between the inner sidewall of each of the trenches and the outer sidewall of each of the bump bottom cladding layers, and Forming a second spacing between the inner sidewall of the trench and the ring wall of each of the copper bumps; forming a plurality of bump outer cladding layers on the first pitch, the second pitches, and each of the copper bumps The first top surface and the ring wall are such that the outer cladding layers of the bumps are connected to the bottom cladding layers of the bumps, and the outer cladding layers of the bumps and the bottom cladding layers of the bumps Forming a bump covering each of the copper bumps a plurality of the copper bumps, wherein each of the bump outer layers has a second top surface; and a plurality of bonding layers are formed on the outer cladding of the bumps The second top surface; removing the photoresist layer; and removing the second regions of the titanium-containing metal layer, and forming each of the first regions of the titanium-containing metal layer to be located at each of the convex regions The underlying metal layer of the bump under the block wrap. 如申請專利範圍第1項所述之凸塊製程,其中該加熱製程之玻璃轉換溫度係介於70-140℃之間。 The bump process of claim 1, wherein the glass transition temperature of the heating process is between 70 and 140 °C. 如申請專利範圍第1項所述之凸塊製程,其中該些接合層之材質係為金。 The bump process of claim 1, wherein the material of the bonding layer is gold. 如申請專利範圍第1項所述之凸塊製程,其中該些凸塊下金屬層之材質係選自於鈦/鎢/金、鈦/銅、鈦/鎢/銅或鈦/鎳(釩)/銅其中之一。 The bump process of claim 1, wherein the material of the under bump metal layer is selected from the group consisting of titanium/tungsten/gold, titanium/copper, titanium/tungsten/copper or titanium/nickel (vanadium). / Copper one of them. 如申請專利範圍第1項所述之凸塊製程,其中該些凸塊底部包覆層及該些凸塊外部包覆層之材質係選自於鎳、鈀或金其中之一。 The bump process of claim 1, wherein the bump bottom cladding layer and the material of the bump outer cladding layer are selected from one of nickel, palladium or gold. 如申請專利範圍第1項所述之凸塊製程,其中在形成複數個凸塊底部包覆層於該些開槽之步驟中,各該凸塊底部包覆層之該外側壁係接觸各該開槽之該內側壁。 The bump process of claim 1, wherein in the step of forming a plurality of bump bottom cladding layers in the slots, the outer sidewalls of each of the bump bottom cladding layers are in contact with each other The inner side wall of the slot. 如申請專利範圍第1項所述之凸塊製程,其中在形成複數個銅凸塊於各該凸塊底部包覆層上之步驟中,各該銅凸塊之該環壁係接觸各該開槽之該內側壁。 The bump process of claim 1, wherein in the step of forming a plurality of copper bumps on each of the bump bottom cladding layers, the ring walls of each of the copper bumps are in contact with each other. The inner side wall of the groove. 一種凸塊結構,其至少包含:一矽基板,其係具有一表面、複數個設置於該表面之銲墊 及一設置於該表面之保護層,該保護層係具有複數個開口,且該些開口係顯露該些銲墊;複數個凸塊下金屬層,其係形成於該些銲墊;複數個銅凸塊,其係形成於該些凸塊下金屬層上方,各該銅凸塊係具有一第一頂面、一環壁及一底面;複數個凸塊包裹層,其係完全包覆各該銅凸塊,各該凸塊包裹層係包含有一凸塊底部包覆層及一連接該凸塊底部包覆層之凸塊外部包覆層,各該凸塊底部包覆層係形成於各該凸塊下金屬層,各該凸塊外部包覆層係形成於各該銅凸塊之該第一頂面及該環壁,且各該銅凸塊之該底面係位於各該凸塊底部包覆層,各該凸塊外部包覆層係具有一第二頂面;以及複數個接合層,其係形成於該些凸塊外部包覆層之該些第二頂面。 A bump structure comprising at least: a substrate having a surface and a plurality of pads disposed on the surface And a protective layer disposed on the surface, the protective layer has a plurality of openings, and the openings expose the pads; a plurality of under bump metal layers are formed on the pads; the plurality of copper a bump formed on the underlying metal layer, each of the copper bumps having a first top surface, a ring wall and a bottom surface; and a plurality of bump wrap layers completely covering the copper a bump, each of the bump wrap layers includes a bump bottom cladding layer and a bump outer cladding layer connecting the bump bottom cladding layer, each of the bump bottom cladding layers being formed on each of the bumps The underlying metal layer, each of the outer cladding layers of the bump is formed on the first top surface of each of the copper bumps and the ring wall, and the bottom surface of each of the copper bumps is located at the bottom of each of the bumps Each of the bump outer cladding layers has a second top surface; and a plurality of bonding layers are formed on the second top surfaces of the outer cladding layers of the bumps. 如申請專利範圍第8項所述之凸塊結構,其中該些接合層之材質係為金。 The bump structure of claim 8, wherein the material of the joint layer is gold. 如申請專利範圍第8項所述之凸塊結構,其中該些凸塊下金屬層之材質係選自於鈦/鎢/金、鈦/銅、鈦/鎢/銅或鈦/鎳(釩)/銅其中之一。 The bump structure of claim 8, wherein the material of the under bump metal layer is selected from the group consisting of titanium/tungsten/gold, titanium/copper, titanium/tungsten/copper or titanium/nickel (vanadium). / Copper one of them. 如申請專利範圍第8項所述之凸塊結構,其中該些凸塊底部包覆層及該些凸塊外部包覆層之材質係選自於鎳、鈀或金其中之一。 The bump structure of claim 8 , wherein the bump bottom cladding layer and the bump outer cladding layer are selected from one of nickel, palladium or gold.
TW100145441A 2011-12-09 2011-12-09 Bumping process and structure thereof TWI446468B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW100145441A TWI446468B (en) 2011-12-09 2011-12-09 Bumping process and structure thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW100145441A TWI446468B (en) 2011-12-09 2011-12-09 Bumping process and structure thereof

Publications (2)

Publication Number Publication Date
TW201324635A TW201324635A (en) 2013-06-16
TWI446468B true TWI446468B (en) 2014-07-21

Family

ID=49033097

Family Applications (1)

Application Number Title Priority Date Filing Date
TW100145441A TWI446468B (en) 2011-12-09 2011-12-09 Bumping process and structure thereof

Country Status (1)

Country Link
TW (1) TWI446468B (en)

Also Published As

Publication number Publication date
TW201324635A (en) 2013-06-16

Similar Documents

Publication Publication Date Title
TWI402941B (en) Semiconductor structure and method for making the same
TWI392404B (en) Circuit board and manufacturing method thereof
US20130193570A1 (en) Bumping process and structure thereof
US8349736B2 (en) Semiconductor device manufacturing method and semiconductor device
JP2012023238A (en) Semiconductor device, and manufacturing method and design method of semiconductor device
TWI443774B (en) Method for fabricating metal redistribution layer
US20130249081A1 (en) Method for manufacturing fine-pitch bumps and structure thereof
US8501614B1 (en) Method for manufacturing fine-pitch bumps and structure thereof
JP6711046B2 (en) Semiconductor device
JP2013247139A (en) Semiconductor device and method of manufacturing the same
TWI532424B (en) Cover structure and manufacturing method thereof
TWI446468B (en) Bumping process and structure thereof
TWI479968B (en) Fabrication method of circuit board, circuit board, and chip package structure
JP2010016224A (en) Semiconductor device and method for manufacturing the same
TW202036817A (en) Heat dissipation substrate and fabricating method thereof
TWI527104B (en) Semiconductor device and manufacturing method therefor
TWI485790B (en) Method for manufacturing fine pitch bumps and structure thereof
TWI549243B (en) Semiconductor structure and manufacturing method thereof
TW201324636A (en) Bumping process
TWI476845B (en) Bumping process and structure thereof
US8415243B1 (en) Bumping process and structure thereof
JP5061653B2 (en) Semiconductor device and manufacturing method thereof
TWI473216B (en) Manufacturing method of semiconductor and semiconductor structure thereof
JP2008283188A (en) Semiconductor element and manufacturing method thereof
TWI440150B (en) Bumping process and structure thereof