TWI435551B - Method and system for automatically testing the wireless chip - Google Patents

Method and system for automatically testing the wireless chip Download PDF

Info

Publication number
TWI435551B
TWI435551B TW100106526A TW100106526A TWI435551B TW I435551 B TWI435551 B TW I435551B TW 100106526 A TW100106526 A TW 100106526A TW 100106526 A TW100106526 A TW 100106526A TW I435551 B TWI435551 B TW I435551B
Authority
TW
Taiwan
Prior art keywords
error rate
bit error
electromagnetic interference
wireless chip
signal
Prior art date
Application number
TW100106526A
Other languages
Chinese (zh)
Other versions
TW201236399A (en
Inventor
cheng nan Hu
Original Assignee
Oriental Inst Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oriental Inst Technology filed Critical Oriental Inst Technology
Priority to TW100106526A priority Critical patent/TWI435551B/en
Publication of TW201236399A publication Critical patent/TW201236399A/en
Application granted granted Critical
Publication of TWI435551B publication Critical patent/TWI435551B/en

Links

Description

無線晶片之自動測試方法及系統Wireless chip automatic test method and system

本發明有關於一種自動測試方法,且特別是有關於無線晶片之自動測試方法及系統。The present invention relates to an automated test method, and more particularly to an automated test method and system for a wireless wafer.

無線通訊設備(例如:手機)已在今日成為多數人皆會使用到的電子產品,而其中的無線晶片(通常為射頻積體電路(RFIC))是產品的主要成本來源。無線晶片之生產成本,除了研發、設計以及製造之外,無線晶片的測試往往也是其生產成本的主要部份。Wireless communication devices (such as mobile phones) have become the electronic products that most people use today, and wireless chips (usually RF integrated circuits) are the main source of cost. In addition to R&D, design, and manufacturing, wireless wafer testing is often a major part of its production costs.

一般而言,無線晶片的測試可以使用自動測試設備來完成。請參照圖1,圖1是傳統的無線晶片之接收性能的自動測試流程圖。首先,在步驟S11中,對無線晶片進行測試,以獲得無線晶片的位元錯誤率。接著,在步驟S12中,判斷位元錯誤率是否低於標準值。若位元錯誤率低於標準值,則執行步驟S13。在步驟S13中,判斷無線晶片為良品,且將此無線晶片置放於良品槽。相反地,若位元錯誤率高於標準值,則執行步驟S14。在步驟S14中,判斷無線晶片為故障品,且將此無線晶片置放於故障品槽。In general, testing of wireless wafers can be done using automated test equipment. Please refer to FIG. 1. FIG. 1 is a flow chart of automatic testing of the receiving performance of a conventional wireless chip. First, in step S11, the wireless wafer is tested to obtain the bit error rate of the wireless wafer. Next, in step S12, it is judged whether or not the bit error rate is lower than the standard value. If the bit error rate is lower than the standard value, step S13 is performed. In step S13, it is determined that the wireless chip is a good product, and the wireless wafer is placed in the good slot. Conversely, if the bit error rate is higher than the standard value, step S14 is performed. In step S14, it is determined that the wireless chip is a defective product, and the wireless wafer is placed in the defective product slot.

然而,自動測試系統執行無線晶片的接收性能量產測試時,易受環境的電磁干擾(Electromagnetic Interference,EMI)而導致測試良率降低。請參照圖2,圖2是傳統的無線晶片之自動測試方法之流程圖。於圖2中,封裝測試業者使用內建式天線來建構一個電磁干擾訊號感測器,並且依照電磁干擾雜訊的訊號強度是否超出容許範圍來判斷量測的位元錯誤率是否因電磁干擾雜訊而有測試誤差,以進一步地決定是否對該無線晶片進行重新測試。However, when the automatic test system performs the receiving energy test of the wireless chip, it is susceptible to environmental electromagnetic interference (EMI) and the test yield is lowered. Please refer to FIG. 2. FIG. 2 is a flow chart of a conventional automatic test method for a wireless chip. In Figure 2, the package tester uses a built-in antenna to construct an electromagnetic interference signal sensor, and determines whether the measured bit error rate is due to electromagnetic interference according to whether the signal strength of the electromagnetic interference noise exceeds the allowable range. There is a test error to further determine whether to retest the wireless chip.

首先,在步驟S21中,對無線晶片進行測試,以獲得無線晶片的位元錯誤率。接著,在步驟S22中,判斷位元錯誤率是否低於標準值。若位元錯誤率低於標準值,則執行步驟S23。在步驟S23中,判斷無線晶片為良品,且將此無線晶片置放於良品槽。若位元錯誤率未低於標準值,則執行步驟S24。在步驟S24中,感測電磁干擾雜訊之訊號強度。然後,在步驟S25中,判斷測試的位元錯誤率是否因電磁干擾雜訊的影響而有測試誤差。若電磁干擾雜訊之訊號強度在容許範圍內,則執行步驟S26。在步驟S26中,判斷無線晶片為故障品,且將此無線晶片置放於故障品槽。若電磁干擾雜訊之訊號強度超出容許範圍,則回到步驟S21,對無線晶片重新測試。First, in step S21, the wireless wafer is tested to obtain the bit error rate of the wireless wafer. Next, in step S22, it is judged whether or not the bit error rate is lower than the standard value. If the bit error rate is lower than the standard value, step S23 is performed. In step S23, it is determined that the wireless chip is a good product, and the wireless chip is placed in the good slot. If the bit error rate is not lower than the standard value, step S24 is performed. In step S24, the signal strength of the electromagnetic interference noise is sensed. Then, in step S25, it is judged whether or not the bit error rate of the test has a test error due to the influence of the electromagnetic interference noise. If the signal strength of the electromagnetic interference noise is within the allowable range, step S26 is performed. In step S26, it is determined that the wireless chip is a defective product, and the wireless wafer is placed in the defective product slot. If the signal strength of the electromagnetic interference noise exceeds the allowable range, return to step S21 to retest the wireless chip.

圖2的測試方法與圖1的測試方法之差異在於,在對無線晶片測試時,若感測到電磁干擾雜訊的訊號強度足以影響量測的位元錯誤率且位元錯誤率高於標準值,則表示測量的位元錯誤率可能因電磁干擾雜訊而有測試誤差,因此,需要對無線晶片進行重新測試。一般而言,使用圖2之測試方法的自動測試設備可以顯著地改進原本由電磁干擾雜訊所造成的測試良率損失(yields loss)。然而,付出的代價是重新測試所需的時間,但因為時間就是成本的因素之一,因此圖2之測試方法可能有增加測試時間及測試成本的問題。The difference between the test method of FIG. 2 and the test method of FIG. 1 is that when testing the wireless chip, if the signal strength of the electromagnetic interference noise is sensed, the bit error rate of the measurement is affected and the bit error rate is higher than the standard. A value indicates that the measured bit error rate may have a test error due to electromagnetic interference noise, and therefore, the wireless chip needs to be retested. In general, automated test equipment using the test method of Figure 2 can significantly improve the test yield loss originally caused by electromagnetic interference noise. However, the price paid is the time required for retesting, but since time is one of the cost factors, the test method of Figure 2 may have problems with increased test time and test cost.

本發明實施例提供一種無線晶片的自動測試方法,執行於自動測試設備內,用以改善無線晶片之測試良率。無線晶片之自動測試方法包括以下步驟:(1)對無線晶片進行測試,以獲得無線晶片的位元錯誤率;(2)判斷位元錯誤率是否低於標準值;(3)若位元錯誤率低於該標準值,則判斷該無線晶片為良品;(4)感測電磁干擾雜訊之訊號強度,以判斷電磁干擾雜訊是否足以影響量測的位元錯誤率;(5)若電磁干擾雜訊的訊號強度仍在容許範圍內,且位元錯誤率高於該標準值,則判斷該無線晶片為一故障品;(5)若電磁干擾雜訊的訊號強度超出容許範圍,且位元錯誤率高於標準值,則表示量測的位元錯誤率因電磁干擾雜訊的影響而有測試誤差,因此依據位元錯誤率與電磁干擾雜訊的訊號強度修正位元錯誤率;(6)判斷修正後的位元錯誤率是否低於標準值;(7)若修正後的位元錯誤率低於標準值,則判斷無線晶片為良品;(8)若修正後的位元錯誤率高於標準值,則判斷無線晶片為故障品。Embodiments of the present invention provide an automatic test method for a wireless chip, which is implemented in an automatic test device to improve the test yield of the wireless chip. The automatic test method of the wireless chip includes the following steps: (1) testing the wireless chip to obtain the bit error rate of the wireless chip; (2) determining whether the bit error rate is lower than the standard value; (3) if the bit error If the rate is lower than the standard value, the wireless chip is judged to be a good product; (4) the signal intensity of the electromagnetic interference noise is sensed to determine whether the electromagnetic interference noise is sufficient to affect the measured bit error rate; (5) if the electromagnetic If the signal strength of the interference noise is still within the allowable range, and the bit error rate is higher than the standard value, the wireless chip is judged to be a faulty product; (5) if the signal strength of the electromagnetic interference noise exceeds the allowable range, and the bit If the element error rate is higher than the standard value, it means that the bit error rate of the measurement has a test error due to the influence of the electromagnetic interference noise, so the bit error rate is corrected according to the bit error rate and the signal strength of the electromagnetic interference noise; 6) judging whether the corrected bit error rate is lower than the standard value; (7) if the corrected bit error rate is lower than the standard value, determining that the wireless chip is a good product; (8) if the corrected bit error rate is Above the standard value, determine the wireless chip Fault goods.

本發明實施例還提供一種自動測試設備,用以改善無線晶片之測試良率。自動測試設備包括測試板、控制單元、電磁干擾感測器以及位元錯誤率校正器。測試板用以置放無線晶片,並對無線晶片進行測試,以獲得無線晶片的位元錯誤率。控制單元用以判斷位元錯誤率是否低於標準值,若位元錯誤率低於標準值,則判斷無線晶片為良品。電磁干擾感測器用以感測電磁干擾雜訊的訊號強度。控制單元判斷電磁干擾雜訊的訊號強度仍在容許範圍內且位元錯誤率高於標準值,則控制單元判斷無線晶片為故障品。若且控制單元判斷電磁干擾雜訊的訊號強度超出容許範圍,則位元錯誤率校正器將依據位元錯誤率與電磁干擾雜訊的訊號強度修正位元錯誤率。控制單元更判斷修正後的位元錯誤率是否低於標準值,若修正後的位元錯誤率低於標準值,則控制單元判斷無線晶片為良品。若修正後的位元錯誤率高於標準值,則控制單元判斷無線晶片為故障品。The embodiment of the invention further provides an automatic test device for improving the test yield of the wireless chip. The automatic test equipment includes a test board, a control unit, an electromagnetic interference sensor, and a bit error rate corrector. The test board is used to place the wireless chip and test the wireless chip to obtain the bit error rate of the wireless chip. The control unit is configured to determine whether the bit error rate is lower than a standard value, and if the bit error rate is lower than the standard value, determine that the wireless chip is a good product. The electromagnetic interference sensor is used to sense the signal strength of the electromagnetic interference noise. The control unit determines that the signal strength of the electromagnetic interference noise is still within the allowable range and the bit error rate is higher than the standard value, and the control unit determines that the wireless chip is a faulty product. If the control unit determines that the signal strength of the electromagnetic interference noise exceeds the allowable range, the bit error rate corrector will correct the bit error rate according to the bit error rate and the signal strength of the electromagnetic interference noise. The control unit further determines whether the corrected bit error rate is lower than the standard value. If the corrected bit error rate is lower than the standard value, the control unit determines that the wireless chip is a good product. If the corrected bit error rate is higher than the standard value, the control unit determines that the wireless chip is a defective product.

綜上所述,本發明實施例所提供的無線晶片的自動測試方法及設備可以提升測試良率,並達到節省測試時間及測試成本的效果。In summary, the automatic test method and device for the wireless chip provided by the embodiments of the present invention can improve the test yield and achieve the effects of saving test time and test cost.

為使能更進一步瞭解本發明之特徵及技術內容,請參閱以下有關本發明之詳細說明與附圖,但是此等說明與所附圖式僅係用來說明本發明,而非對本發明的權利範圍作任何的限制。The detailed description of the present invention and the accompanying drawings are to be understood by the claims The scope is subject to any restrictions.

[無線晶片之自動測試方法的實施例][Embodiment of Automatic Test Method for Wireless Wafer]

請參照圖3,圖3為本發明實施例所提供之無線晶片之自動測試方法的流程圖。首先,在步驟S31中,對無線晶片進行測試,以獲得無線晶片的位元錯誤率。然後,在步驟S32中,判斷位元錯誤率是否低於標準值。接著,若位元錯誤率低於標準值,則執行步驟S33。在步驟S33中,判斷無線晶片為良品,且將此無線晶片置放於良品槽。Please refer to FIG. 3. FIG. 3 is a flowchart of an automatic test method for a wireless chip according to an embodiment of the present invention. First, in step S31, the wireless wafer is tested to obtain the bit error rate of the wireless wafer. Then, in step S32, it is judged whether or not the bit error rate is lower than the standard value. Next, if the bit error rate is lower than the standard value, step S33 is performed. In step S33, it is determined that the wireless chip is a good product, and the wireless chip is placed in the good slot.

若位元錯誤率未低於標準值,則執行步驟S34。在步驟S34中,感測電磁干擾雜訊的訊號強度。之後,在步驟S35中,判斷電磁干擾雜訊的訊號強度是否足以影響量測的位元錯誤率。若電磁干擾雜訊的訊號強度在容許範圍內,則執行步驟S36。在步驟S36中,判斷無線晶片為故障品,且將此無線晶片置放於故障品槽。若電磁干擾雜訊的訊號強度超出容許範圍,則執行步驟S37。在步驟S37中,依據位元錯誤率與電磁干擾雜訊的訊號強度修正位元錯誤率。If the bit error rate is not lower than the standard value, step S34 is performed. In step S34, the signal strength of the electromagnetic interference noise is sensed. Thereafter, in step S35, it is determined whether the signal strength of the electromagnetic interference noise is sufficient to affect the measured bit error rate. If the signal strength of the electromagnetic interference noise is within the allowable range, step S36 is performed. In step S36, it is determined that the wireless chip is a defective product, and the wireless wafer is placed in the defective product slot. If the signal strength of the electromagnetic interference noise exceeds the allowable range, step S37 is performed. In step S37, the bit error rate is corrected according to the bit error rate and the signal strength of the electromagnetic interference noise.

接著,在步驟S38中,判斷修正後的位元錯誤率是否低於標準值。若修正後的位元錯誤率低於標準值,則至步驟S33,若修正後的位元錯誤率未低於標準值,則至步驟S36。Next, in step S38, it is judged whether or not the corrected bit error rate is lower than the standard value. If the corrected bit error rate is lower than the standard value, the process goes to step S33, and if the corrected bit error rate is not lower than the standard value, the process goes to step S36.

在本實施例中,自動測試設備(Automatic Test Equipment,ATE)可以為用以測試數位歐洲無線電信(Digital European Cordless Telecommunications,DECT)收發機模組的自動測試設備,且無線晶片可以為DECT收發機模組。然而,自動測試設備與無線晶片的類型僅是用以說明,其並非用以限定本發明。In this embodiment, the automatic test equipment (ATE) may be an automatic test equipment for testing a digital European Cordless Telecommunications (DECT) transceiver module, and the wireless chip may be a DECT transceiver. Module. However, the types of automatic test equipment and wireless wafers are for illustrative purposes only and are not intended to limit the invention.

以用以測試DECT收發機模組的自動測試設備與DECT收發機模組為例,在步驟S31中,自動測試設備會對DECT收發機模組進行接收測試,以獲得DECT收發機模組的位元錯誤率。自動測試設備可以產生已知的多個測試訊號,這些測試訊號夾帶了多個預知位元的資訊。自動測試設備將這些測試訊號以電磁波的方式經由自由空間(free space)的路徑傳送給DECT收發機模組。在DECT收發機模組接收與處理這些測試訊號後,自動測試設備透過低寄生插座(low-parasitic socket)擷取DECT收發機模組產生的多個量測位元。自動測試設備接著比對這些預知位元與量測位元,以獲得位元錯誤率。Taking the automatic test equipment and the DECT transceiver module for testing the DECT transceiver module as an example, in step S31, the automatic test equipment performs a reception test on the DECT transceiver module to obtain the position of the DECT transceiver module. Meta error rate. The automatic test equipment can generate a plurality of known test signals that carry information of a plurality of predicted bits. The automatic test equipment transmits these test signals to the DECT transceiver module via electromagnetic waves via a free space path. After the DECT transceiver module receives and processes the test signals, the automatic test equipment captures a plurality of measurement bits generated by the DECT transceiver module through a low-parasitic socket. The automated test equipment then compares these predicted bits with the measurement bits to obtain a bit error rate.

然後,在步驟S32中,自動測試設備判斷位元錯誤率是否低於標準值。例如,藍芽標準規定功率準位為-70dBm的調變射頻訊號,而接收機的輸出資料必須具有不超過千分之一(10-3 )的位元錯誤率。若位元錯誤率低於標準值,則代表測試通過,且在步驟S33中,自動測試設備判斷此DECT收發機模組為良品,並將此DECT收發機模組置放於良品槽。Then, in step S32, the automatic test equipment determines whether the bit error rate is lower than the standard value. For example, the Bluetooth standard specifies a modulated RF signal with a power level of -70 dBm, and the output data of the receiver must have a bit error rate of no more than one thousandth (10 -3 ). If the bit error rate is lower than the standard value, the test passes, and in step S33, the automatic test device determines that the DECT transceiver module is a good product, and places the DECT transceiver module in the good slot.

當位元錯誤率未低於標準值,亦即代表無線晶片未通過測試,則在步驟S34中,自動測試設備感測DECT收發機模組周圍的電磁干擾雜訊,並接著在步驟S35中,判斷電磁干擾雜訊的訊號強度是否超出容許範圍。更詳細地說,在步驟S34中,自動測試設備獲得電磁干擾雜訊的訊號強度,以進一步地獲得電磁干擾雜訊的訊號功率,且在步驟S35中,自動測試設備判斷電磁干擾雜訊的訊號功率是否大於預定的規範值(亦即判斷電磁干擾雜訊的訊號強度是否超出容許範圍),以藉此判斷電磁干擾雜訊的訊號強度的是否足以影響測試結果。When the bit error rate is not lower than the standard value, that is, the wireless chip fails the test, in step S34, the automatic test device senses the electromagnetic interference noise around the DECT transceiver module, and then in step S35, Determine if the signal strength of the electromagnetic interference noise is outside the allowable range. In more detail, in step S34, the automatic test equipment obtains the signal strength of the electromagnetic interference noise to further obtain the signal power of the electromagnetic interference noise, and in step S35, the automatic test equipment determines the signal of the electromagnetic interference noise. Whether the power is greater than a predetermined specification value (that is, whether the signal strength of the electromagnetic interference noise exceeds the allowable range) is used to determine whether the signal strength of the electromagnetic interference noise is sufficient to affect the test result.

請參照圖4,圖4為本發明實施例之電磁干擾感測器之功能方塊圖。電磁干擾感測器4是用來感測電磁干擾雜訊的訊號功率,且電磁干擾感測器4可以是自動測試設備的一部分或外接於自動測試設備。在此實施例中,電磁干擾感測器4連接於自動測試設備之一個接腳44,亦即外接於自動測試設備。電磁干擾感測器4包括濾波器45、天線41、低雜訊放大器42與功率偵測器43。電磁干擾感測器4可以透過接腳44將電磁干擾雜訊的訊號功率傳送至自動測試設備。天線41耦接至濾波器45,濾波器45耦接至低雜訊放大器42,低雜訊放大器42耦接至功率偵測器43,且功率偵測器43耦接至自動測試設備之一個接腳44。Please refer to FIG. 4. FIG. 4 is a functional block diagram of an electromagnetic interference sensor according to an embodiment of the present invention. The electromagnetic interference sensor 4 is used to sense the signal power of the electromagnetic interference noise, and the electromagnetic interference sensor 4 may be part of the automatic test equipment or external to the automatic test equipment. In this embodiment, the electromagnetic interference sensor 4 is connected to a pin 44 of the automatic test equipment, that is, externally connected to the automatic test equipment. The electromagnetic interference sensor 4 includes a filter 45, an antenna 41, a low noise amplifier 42 and a power detector 43. The electromagnetic interference sensor 4 can transmit the signal power of the electromagnetic interference noise to the automatic test equipment through the pin 44. The antenna 41 is coupled to the filter 45, the filter 45 is coupled to the low noise amplifier 42, the low noise amplifier 42 is coupled to the power detector 43, and the power detector 43 is coupled to one of the automatic test equipment. Feet 44.

天線41為天線陣列,其用以接收電磁干擾雜訊並傳送電磁干擾雜訊至濾波器45。天線41的操作頻帶包括個人手持電話系統(Personal Handy-phone System,PHS)、DECT、全球行動通訊系統(Global System for Mobile Communications,GSM)、數位細胞系統(Digital Cellular Service,DCS)的使用頻帶(880-960/1710-1910 MHz)與全球行動通訊系統(Global Positioning System,GPS)、無線區域網路(Wireless LAN,WLAN) 802.11b(g)的使用頻帶(1570/2450 MHz)的至少其中之一。The antenna 41 is an antenna array for receiving electromagnetic interference noise and transmitting electromagnetic interference noise to the filter 45. The operating band of the antenna 41 includes a personal handy-phone system (PHS), a DECT, a Global System for Mobile Communications (GSM), and a digital cellular system (DCS). 880-960/1710-1910 MHz) and at least one of the Global Positioning System (GPS) and Wireless LAN (WLAN) 802.11b(g) use bands (1570/2450 MHz) One.

濾波器45係用以濾除無線晶片之操作頻帶外的電磁干擾雜訊,亦即電磁干擾感測器4僅感測共同通道(co-channel)的電磁干擾雜訊。需要說明的是,濾波器45亦可以被移除,亦即可以把所有頻率之電磁干擾雜訊的訊號功率也一併被考慮進去。低雜訊放大器42用以濾除天線41所接收的總雜訊訊號中的熱雜訊訊號,並放大濾除熱雜訊訊號的總雜訊訊號,以產生電磁干擾雜訊。功率偵測器43可以是射頻功率偵測器,其用以接收電磁干擾雜訊,並產生電磁干擾雜訊的電磁干擾雜訊功率。The filter 45 is used to filter out electromagnetic interference noise outside the operating band of the wireless chip, that is, the electromagnetic interference sensor 4 only senses electromagnetic interference noise of a common channel (co-channel). It should be noted that the filter 45 can also be removed, that is, the signal power of the electromagnetic interference noise of all frequencies can also be taken into consideration. The low noise amplifier 42 is configured to filter out the hot noise signal in the total noise signal received by the antenna 41, and amplify the total noise signal of the hot noise signal to generate electromagnetic interference noise. The power detector 43 can be a radio frequency power detector for receiving electromagnetic interference noise and generating electromagnetic interference noise power of electromagnetic interference noise.

自動測試設備之接腳為數位接腳、類比接腳或輸入輸出接腳,總而言之,自動測試設備之接腳的形式並非用以限定本發明。另外,上述自動測試設備的接腳是連接至自動測試設備內的一個控制單元與一個位元錯誤率控制器,以使得此控制單元得以判斷電磁干擾雜訊的訊號功率是否大於規範值,且使得此位元錯誤率校正器可以獲得電磁干擾雜訊的訊號功率。The pins of the automatic test equipment are digital pins, analog pins or input and output pins. In summary, the form of the pins of the automatic test equipment is not intended to limit the invention. In addition, the pin of the above automatic test equipment is connected to a control unit in the automatic test equipment and a bit error rate controller, so that the control unit can determine whether the signal power of the electromagnetic interference noise is greater than a specification value, and This bit error rate corrector can obtain the signal power of the electromagnetic interference noise.

另外,在電磁干擾感測器偵測電磁干擾雜訊結束後,在步驟S35中,自動測試設備會判斷電磁干擾雜訊的訊號強度是否超出容許範圍。例如,當有PHS訊號干擾發生時,功率偵測器43會輸出一個直流的脈衝訊號序列,且每一個脈衝寬度為577微秒(μs),此577微秒的脈衝寬度來自PHS標準的操作時間槽(operational time slot)。上述電磁干擾雜訊係以PHS訊號為例進行說明,然而電磁干擾雜訊的種類並非用以限定本發明。In addition, after the electromagnetic interference sensor detects the electromagnetic interference noise, in step S35, the automatic test equipment determines whether the signal strength of the electromagnetic interference noise exceeds the allowable range. For example, when PHS signal interference occurs, the power detector 43 outputs a DC pulse signal sequence, each pulse width is 577 microseconds (μs), and the pulse width of 577 microseconds is from the PHS standard operation time. Operational time slot. The above electromagnetic interference noise is described by taking a PHS signal as an example. However, the type of electromagnetic interference noise is not intended to limit the present invention.

在不失一般性的情況下,訊號雜訊比可以表示如下, ,其中,S為測試訊號,nt 為待測物之雜訊的訊號強度。,依據參考文獻,[V.Angelakis,S.Papadaki,V.Siris,and A.Traganitis,“Adjacent channel 425 interference in 802.11a:Modeling and test-bed validation,” inProc.IEEE 426Radio Wireless Symp .,Jan.22-24,2008,pp.591-594],nI 為接收機通道頻帶所接收的電磁干擾雜訊的訊號強度。另外,訊號總雜訊比可以表示如下, ,其中假設待測物之雜訊的訊號強度nt 與與電磁干擾雜訊的訊號強度nI 為獨立且彼此不相關(uncorrelated)的隨機變數。Without loss of generality, the signal noise ratio can be expressed as follows. ,among them , S is the test signal, and n t is the signal strength of the noise of the object to be tested. According to the reference, [V. Angelakis, S. Papadaki, V. Siris, and A. Traganitis, "Adjacent channel 425 interference in 802.11a: Modeling and test-bed validation," in Proc. IEEE 426 Radio Wireless Symp ., Jan. 22-24, 2008, pp. 591-594], n I is the signal strength of the electromagnetic interference noise received by the receiver channel band. In addition, the total noise ratio of the signal can be expressed as follows. It is assumed that the signal strength n t of the noise of the object to be tested is a random variable that is independent of each other and uncorrelated with the signal strength n I of the electromagnetic interference noise.

在本實施例中,根據原量測到的位元錯誤率獲得訊號總雜訊比的方式是以蒙地卡羅(Monte-Carlo)方法應用於來源-路徑-受害裝置(Source-Path-Victim)模型,來模擬電磁干擾對於DECT收發機模組之位元錯誤率惡化的效應,並據此產生修正過的位元錯誤率。然而,修正位元錯誤率的方法並不限定於此。In this embodiment, the manner of obtaining the total signal noise ratio based on the measured bit error rate of the original quantity is applied to the source-path-victim device by the Monte-Carlo method (Source-Path-Victim). The model is used to simulate the effect of electromagnetic interference on the deterioration of the bit error rate of the DECT transceiver module and to generate a corrected bit error rate accordingly. However, the method of correcting the bit error rate is not limited to this.

依照參考文獻,「Sachin Ganu and Shankar Sripadham,“Comparison of modulation techniques,GMSK and π/4'-DQPSK”. SHANKAR@ee.vt.edu .」,在可加性高斯白雜訊通道(Additive White Gaussian Noise,AWGN)中,同步測得的高斯濾波最小移鍵(Gaussian filter Minimum Shift Keying,GMSK)調變的理論位元錯誤率可估計為, ,其中α是相關於頻寬-位元持續時間積(Bandwidth-Bitduration product,BT)的常數(例如,BT=0.25則α=0.68)。According to the reference, "Sachin Ganu and Shankar Sripadham, "Comparison of modulation techniques, GMSK and π/4'-DQPSK". SHANKAR@ee.vt.edu .", in Additive White Gaussian In Noise, AWGN), the theoretical bit error rate of Gaussian filter Minimum Shift Keying (GMSK) modulation can be estimated as Where α is a constant associated with the Bandwidth-Bitduration product (BT) (eg, BT = 0.25 then α = 0.68).

同時,依據參考文獻,「S.Chennakeshu and Gary J. Saulnier,“Differential detection ofπ/4-shifted-DQPSK for digital celluar radio,”IEEE Trans. On Vehicular Tech. Vol. 42,No.1,Feb. 1993,pp.46-57.」,理論上的π/4差動四相位移鍵(π/4-Differential Quadrature Phase Shift Keying,π/4-DQPSK)調變的位元錯誤率可以下式近似,Meanwhile, according to the reference, "S. Chennakeshu and Gary J. Saulnier, "Differential detection of π/4-shifted-DQPSK for digital celluar radio," IEEE Trans. On Vehicular Tech. Vol. 42, No. 1, Feb. 1993 , pp.46-57.", the theoretical π/4-Differential Quadrature Phase Shift Keying (π/4-DQPSK) modulation bit error rate can be approximated by the following formula.

其中φi (i =1或2)與Φ i (i =1或2)分別是接收到的以及兩個連續傳輸符號(symbol)的真實相位角,且在ΔΦ =Φ 1 -Φ 2 為π/4的條件下,Φ i =mπ/4,m=1~8。Where φ i ( i =1 or 2) and Φ i ( i =1 or 2) are the true phase angles of the received and two consecutive transmission symbols, respectively, and Δ Φ = Φ 1 - Φ 2 Under the condition of π/4, Φ i =mπ/4, m=1~8.

根據訊號雜訊比來獲得位元錯誤率的計算方式可以透過上述各種調變方式之位元錯誤率的公式來計算。更詳細地說,可以在獲得訊號雜訊比後,使用訊號雜訊比來取代訊號總雜訊比,並代入位元錯誤率的計算公式,即可以獲得修正後的位元錯誤率。The calculation method of obtaining the bit error rate according to the signal noise ratio can be calculated by the formula of the bit error rate of the above various modulation methods. In more detail, after obtaining the signal noise ratio, the signal noise ratio can be used instead of the total noise ratio of the signal, and the calculation formula of the bit error rate can be substituted, that is, the corrected bit error rate can be obtained.

另外,需要說明的是,上述的計算方式亦可使用查閱表(Look-Up-Table,LUT)來取代,亦即先儲存多個預知位元錯誤率、預知電磁干擾雜訊的訊號功率與對應的修正後的預知位元錯誤率於查閱表,之後僅需要知道位元錯誤率與電磁干擾雜訊的訊號功率便可以使用非線性或線性的插值運算(interpolation)來獲得修正後的位元錯誤率。In addition, it should be noted that the foregoing calculation method may also be replaced by a look-up table (LUT), that is, first storing a plurality of predicted bit error rates, predicting the signal power of the electromagnetic interference noise, and correspondingly The corrected predicted bit error rate is in the look-up table. After that, only the bit error rate and the signal power of the electromagnetic interference noise need to be known, and the nonlinear or linear interpolation operation can be used to obtain the corrected bit error. rate.

[無線晶片之自動測試設備的實施例][Embodiment of Automatic Test Equipment for Wireless Wafer]

請參照圖5,圖5為本發明實施例之無線晶片之自動測試設備之功能方塊圖。無線晶片之自動測試設備50,用以改善無線晶片之測試良率。無線晶片之自動測試設備50包括測試版51、控制單元52、電磁干擾感測器53與位元錯誤率校正器54。Please refer to FIG. 5. FIG. 5 is a functional block diagram of an automatic test device for a wireless chip according to an embodiment of the present invention. The automatic test equipment 50 of the wireless chip is used to improve the test yield of the wireless chip. The wireless wafer automatic test equipment 50 includes a test plate 51, a control unit 52, an electromagnetic interference sensor 53, and a bit error rate corrector 54.

測試板51耦接至控制單元52,且測試板51可透過低寄生插座(未圖示)耦接至待測無線晶片(例如:DECT收發機模組),以使此待測無線晶片透過測試板51耦接至控制單元52。電磁干擾感測器53耦接至控制單元52以及位元錯誤率校正器54,且位元錯誤率校正器54耦接至控制單元52。The test board 51 is coupled to the control unit 52, and the test board 51 can be coupled to the wireless chip to be tested (for example, a DECT transceiver module) through a low parasitic socket (not shown) to pass the test to be tested. The board 51 is coupled to the control unit 52. The electromagnetic interference sensor 53 is coupled to the control unit 52 and the bit error rate corrector 54 , and the bit error rate corrector 54 is coupled to the control unit 52 .

測試板51用以置放該無線晶片,並對該無線晶片進行測試,以獲得該無線晶片的位元錯誤率。電磁干擾感測器53用以感測電磁干擾雜訊。電磁干擾感測器53受控於控制單元52,且用以將感測到的電磁干擾雜訊傳送至位元錯誤率校正器54。The test board 51 is used to place the wireless chip and test the wireless chip to obtain a bit error rate of the wireless chip. The electromagnetic interference sensor 53 is used to sense electromagnetic interference noise. The electromagnetic interference sensor 53 is controlled by the control unit 52 and is configured to transmit the sensed electromagnetic interference noise to the bit error rate corrector 54.

控制單元52用以判斷位元錯誤率是否低於標準值。若位元錯誤率低於標準值,則判斷無線晶片為良品。此外,控制單元52更判斷電磁干擾雜訊的訊號強度是否在容許範圍內。若位元錯誤率高於標準值且電磁干擾雜訊的訊號強度在容許範圍內,則控制單元52判斷無線晶片為故障品。另外,控制單元52更判斷修正後的位元錯誤率是否低於標準值。若修正後的位元錯誤率低於標準值,則控制單元52判斷無線晶片為良品。若修正後的位元錯誤率高於標準值,則控制單元52判斷無線晶片為故障品。The control unit 52 is configured to determine whether the bit error rate is lower than a standard value. If the bit error rate is lower than the standard value, it is judged that the wireless chip is a good product. In addition, the control unit 52 further determines whether the signal strength of the electromagnetic interference noise is within an allowable range. If the bit error rate is higher than the standard value and the signal strength of the electromagnetic interference noise is within the allowable range, the control unit 52 determines that the wireless chip is a defective product. In addition, the control unit 52 further determines whether the corrected bit error rate is lower than the standard value. If the corrected bit error rate is lower than the standard value, the control unit 52 determines that the wireless chip is a good product. If the corrected bit error rate is higher than the standard value, the control unit 52 determines that the wireless chip is a defective product.

位元錯誤率校正器54傳送修正後的元錯誤率至控制單元52。若位元錯誤率高於標準值且電磁干擾雜訊的訊號強度超出容許範圍,則位元錯誤率校正器54依據位元錯誤率與電磁干擾雜訊的訊號強度修正位元錯誤率。The bit error rate corrector 54 transmits the corrected element error rate to the control unit 52. If the bit error rate is higher than the standard value and the signal strength of the electromagnetic interference noise exceeds the allowable range, the bit error rate corrector 54 corrects the bit error rate according to the bit error rate and the signal strength of the electromagnetic interference noise.

當要測試待測之無線晶片接收訊號的效能時,控制單元52控制測試板51來發送多個測試訊號(帶有多個預知位元的資訊),此多個測試訊號經由自由空間的通道傳送至待測無線晶片,且控制單元52透過測試板51之低寄生插座(未圖示)擷取待測無線晶片接收與處理測試訊號後所產生的多個量測位元。接著,控制單元52比對預知位元與量測位元,以獲得位元錯誤率。When testing the performance of the wireless chip receiving signal to be tested, the control unit 52 controls the test board 51 to transmit a plurality of test signals (information with a plurality of predicted bits), and the plurality of test signals are transmitted through the free space channel. To the wireless chip to be tested, and the control unit 52 draws a plurality of measurement bits generated by the wireless wafer receiving and processing the test signal to be tested through the low parasitic socket (not shown) of the test board 51. Next, control unit 52 compares the pre-known bit with the measurement bit to obtain a bit error rate.

[實施例的可能功效][Possible efficacy of the embodiment]

根據本發明實施例,上述的無線晶片的自動測試方法及設備可以提升測試良率,並達到節省測試時間及測試成本的效果。According to the embodiment of the invention, the above-mentioned automatic test method and device for the wireless chip can improve the test yield and achieve the effect of saving test time and test cost.

以上所述僅為本發明之實施例,其並非用以侷限本發明之專利範圍。The above description is only an embodiment of the present invention, and is not intended to limit the scope of the invention.

S11~S14、S21~S26、S31~S38...步驟流程S11~S14, S21~S26, S31~S38. . . Step flow

4、53...電磁干擾感測器4, 53. . . Electromagnetic interference sensor

41...天線41. . . antenna

42...低雜訊放大器42. . . Low noise amplifier

43...功率偵測器43. . . Power detector

44...自動測試設備之一個接腳44. . . One pin of the automatic test equipment

45...濾波器45. . . filter

50...無線晶片之自動測試設備50. . . Wireless chip automatic test equipment

51...測試板51. . . Test board

52...控制單元52. . . control unit

54...位元錯誤率校正器54. . . Bit error rate corrector

圖1為傳統的無線晶片之接收性能的自動測試流程圖。FIG. 1 is an automatic test flow chart of the receiving performance of a conventional wireless chip.

圖2為傳統的無線晶片之自動測試方法之流程圖。2 is a flow chart of a conventional wireless chip automatic test method.

圖3為本發明實施例之無線晶片之自動測試方法之流程圖。3 is a flow chart of an automatic test method for a wireless chip according to an embodiment of the present invention.

圖4為本發明實施例之電磁干擾感測器之功能方塊圖。4 is a functional block diagram of an electromagnetic interference sensor according to an embodiment of the present invention.

圖5為本發明實施例之無線晶片之自動測試設備之功能方塊圖。FIG. 5 is a functional block diagram of an automatic test device for a wireless chip according to an embodiment of the present invention.

S31~S38...步驟流程S31~S38. . . Step flow

Claims (8)

一種無線晶片的自動測試方法,執行於一自動測試設備內,用以改善一無線晶片之一測試良率,該無線晶片之自動測試方法包括:對該無線晶片進行測試,以獲得該無線晶片的一位元錯誤率;判斷該位元錯誤率是否低於一標準值;若該位元錯誤率低於該標準值,則判斷該無線晶片為一良品;感測一電磁干擾雜訊的訊號強度;判斷該電磁干擾雜訊的訊號強度是否超出一容許範圍,以判斷該電磁干擾雜訊的訊號強度是否足以影響該位元錯誤率;若該電磁干擾雜訊強度在該容許範圍內,且該位元錯誤率高於該標準值,則判斷該無線晶片為一故障品;若該電磁干擾雜訊強度超出該容許範圍,且該位元錯誤率高於該標準值,則根據該位元錯誤率與該電磁干擾雜訊的訊號強度修正該位元錯誤率,其中根據該位元錯誤率與該電磁干擾雜訊的訊號強度修正該位元錯誤率的步驟包括:根據該無線晶片經測試後所量測的該位元錯誤率獲得一訊號總雜訊比(Signal-to-Total-Noise Ratio,STNR);依據該電磁干擾雜訊的訊號強度獲得該電磁干擾雜訊的訊號功率;根據預知的一測試訊號功率與該電磁干擾雜訊的訊號功率獲得一訊號干擾比(Signal-to-Interference Ratio,SIR);根據該訊號干擾比與該訊號總雜訊比獲得一訊號雜訊比(Signal-to-Noise Ratio,SNR);以及根據該訊號雜訊比獲得 修正後的該位元錯誤率;判斷修正後的該位元錯誤率是否低於該標準值;若修正後的該位元錯誤率低於該標準值,則判斷該無線晶片為該良品;以及若修正後的該位元錯誤率高於該標準值,則判斷該無線晶片為該故障品。 An automatic test method for a wireless chip is implemented in an automatic test device for improving a test yield of a wireless chip. The automatic test method for the wireless chip includes: testing the wireless chip to obtain the wireless chip. a bit error rate; determining whether the bit error rate is lower than a standard value; if the bit error rate is lower than the standard value, determining that the wireless chip is a good product; sensing the signal strength of an electromagnetic interference noise Determining whether the signal strength of the electromagnetic interference noise exceeds a allowable range to determine whether the signal strength of the electromagnetic interference noise is sufficient to affect the bit error rate; if the electromagnetic interference noise intensity is within the allowable range, and the If the bit error rate is higher than the standard value, the wireless chip is determined to be a faulty product; if the electromagnetic interference noise intensity exceeds the allowable range, and the bit error rate is higher than the standard value, the bit error is determined according to the bit error Rate and the signal strength of the electromagnetic interference noise correct the bit error rate, wherein the bit error is corrected according to the bit error rate and the signal strength of the electromagnetic interference noise The step of rate includes: obtaining a signal-to-to-to-to-to-noise ratio (STNR) according to the bit error rate measured after the wireless chip is tested; according to the signal strength of the electromagnetic interference noise Acquiring the signal power of the electromagnetic interference noise; obtaining a signal-to-interference ratio (SIR) according to the predicted test signal power and the signal power of the electromagnetic interference noise; and according to the signal interference ratio and the signal The total noise ratio is obtained by a Signal-to-Noise Ratio (SNR); and the noise ratio is obtained according to the signal-to-noise ratio The corrected bit error rate; determining whether the corrected bit error rate is lower than the standard value; if the corrected bit error rate is lower than the standard value, determining that the wireless chip is the good product; If the corrected bit error rate is higher than the standard value, it is determined that the wireless chip is the faulty product. 如申請專利範圍第1項所述之無線晶片的自動測試方法,其中該訊號雜訊比的計算方式如下: The automatic test method for a wireless chip according to claim 1, wherein the signal noise ratio is calculated as follows: 如申請專利範圍第1項所述之無線晶片的自動測試方法,其中獲得該無線晶片的該位元錯誤率的步驟包括:傳送預知的多個測試訊號給該無線晶片,其中該些測試訊號用以讓該無線晶片接收並處理而產生多個預知位元;獲得該無線晶片接收與處理該些測試訊號後所產生的多個量測位元;以及比對該些預知位元與該些量測位元,以獲得該位元錯誤率。 The method for automatically testing a wireless chip according to claim 1, wherein the step of obtaining the bit error rate of the wireless chip comprises: transmitting a predetermined plurality of test signals to the wireless chip, wherein the test signals are used. The plurality of pre-known bits are generated by the wireless chip receiving and processing; obtaining a plurality of measurement bits generated by the wireless chip after receiving and processing the test signals; and comparing the predicted bits with the quantities The bit is measured to obtain the bit error rate. 如申請專利範圍第1項所述之無線晶片的自動測試方法,其中該自動測試設備具有一測試板用以置放該無線晶片,該自動測試設備具有一電磁干擾感測器,該電磁干擾感測器用以感測該電磁干擾雜訊的訊號強度,且具有一天線陣列配置於用以置放該無線晶片之位置附近,其中該天線陣列具有至少一操作頻帶。 The automatic test method for a wireless chip according to claim 1, wherein the automatic test device has a test board for placing the wireless chip, the automatic test device having an electromagnetic interference sensor, the electromagnetic interference feeling The detector is configured to sense the signal strength of the electromagnetic interference noise, and has an antenna array disposed near a position for placing the wireless chip, wherein the antenna array has at least one operating frequency band. 如申請專利範圍第4項所述之無線晶片的自動測試 方法,其中該至少一操作頻帶至少包括一全球行動通訊系統(GSM)、一數位細胞系統(DCS)、一全球定位系統(GPS)一無線區域網路(WLAN)以及一個人手持電話系統(PHS)所使用的多個通訊頻帶中的其中之一。 Automatic testing of wireless wafers as described in claim 4 The method, wherein the at least one operating band comprises at least a Global System for Mobile Communications (GSM), a Digital Cell System (DCS), a Global Positioning System (GPS), a Wireless Local Area Network (WLAN), and a Personal Handyphone System (PHS) One of a plurality of communication bands used. 如申請專利範圍第1項所述之無線晶片的自動測試方法,其中該無線晶片為一射頻積體電路晶片。 The automatic test method for a wireless chip according to claim 1, wherein the wireless chip is a radio frequency integrated circuit chip. 一種自動測試設備,用以改善一無線晶片之一測試良率,該自動測試設備包括:一測試板,用以置放該無線晶片,並對該無線晶片進行測試,以獲得該無線晶片的一位元錯誤率;一控制單元,用以判斷該位元錯誤率是否低於一標準值,若該位元錯誤率低於該標準值,則判斷該無線晶片為一良品;一電磁干擾感測器,用以感測一電磁干擾雜訊的訊號強度;以及一位元錯誤率校正器,若該位元錯誤率高於該標準值,且該控制單元判斷該電磁干擾雜訊的訊號強度超出容一許範圍,則依據該位元錯誤率與該電磁干擾雜訊的訊號強度修正該位元錯誤率;其中該控制單元更判斷該電磁干擾雜訊的訊號強度是否在該容許範圍內,若該位元錯誤率高於該標準值,且該控制單元判斷該電磁干擾雜訊的訊號強度在該容許範圍內,則該控制單元判斷該無線晶片為一故障品;該控制單元更判斷修正後的該位元錯誤率是否低於該標準值,若修正後的該位元錯誤率低於該標準值,則該控制單元判斷該無線晶片為該良品;若修正後的該位元錯誤率高於該標準值 ,則該控制單元判斷該無線晶片為該故障品;其中該錯誤率校正器根據該無線晶片經測試後所量測的該位元錯誤率獲得一訊號總雜訊比;接著,該電磁干擾感測器依據該電磁干擾雜訊的訊號強度計算該電磁干擾雜訊的訊號功率,且該位元錯誤率校正器根據預知的一測試訊號功率與該電磁干擾雜訊的訊號功率獲得一訊號干擾比;然後,該錯誤率校正器根據該訊號干擾比與該訊號總雜訊比獲得一訊號雜訊比,並且根據該訊號雜訊比獲得修正後的該位元錯誤率;其中該訊號雜訊比的計算方式如下: An automatic test device for improving test yield of a wireless chip, the automatic test device comprising: a test board for placing the wireless chip, and testing the wireless chip to obtain one of the wireless chips a bit error rate; a control unit for determining whether the bit error rate is lower than a standard value, and if the bit error rate is lower than the standard value, determining that the wireless chip is a good product; an electromagnetic interference sensing And a one-bit error rate corrector, if the bit error rate is higher than the standard value, and the control unit determines that the signal strength of the electromagnetic interference noise exceeds Having a range, the bit error rate is corrected according to the bit error rate and the signal strength of the electromagnetic interference noise; wherein the control unit further determines whether the signal strength of the electromagnetic interference noise is within the allowable range, If the bit error rate is higher than the standard value, and the control unit determines that the signal strength of the electromagnetic interference noise is within the allowable range, the control unit determines that the wireless chip is a faulty product. The control unit further determines whether the corrected bit error rate is lower than the standard value. If the corrected bit error rate is lower than the standard value, the control unit determines that the wireless chip is the good product; The bit error rate is higher than the standard value, and the control unit determines that the wireless chip is the faulty product; wherein the error rate corrector obtains a signal according to the bit error rate measured after the wireless chip is tested. The total noise ratio; then, the electromagnetic interference sensor calculates the signal power of the electromagnetic interference noise according to the signal intensity of the electromagnetic interference noise, and the bit error rate corrector according to the predicted test signal power and the electromagnetic The signal power of the interference noise obtains a signal interference ratio; then, the error rate corrector obtains a signal noise ratio according to the signal interference ratio and the total noise ratio of the signal, and obtains the corrected noise according to the signal noise ratio The bit error rate; wherein the signal noise ratio is calculated as follows: 如申請專利範圍第7項所述之自動測試設備,其中該電磁干擾感測器包括:一天線陣列,配置於用以置放該無線晶片之位置附近,具有至少一操作頻帶;一低雜訊放大器,用以濾除該天線陣列所接收的一總雜訊訊號中的一熱雜訊訊號,並放大濾除該熱雜訊訊號的該總雜訊訊號,以產生該電磁干擾雜訊;以及一功率偵測器,接收該電磁干擾雜訊,以產生該電磁干擾雜訊的一電磁干擾雜訊功率。The automatic test equipment of claim 7, wherein the electromagnetic interference sensor comprises: an antenna array disposed near a position for placing the wireless chip, having at least one operating frequency band; and a low noise An amplifier for filtering a thermal noise signal in a total noise signal received by the antenna array, and amplifying the total noise signal of the thermal noise signal to generate the electromagnetic interference noise; A power detector receives the electromagnetic interference noise to generate an electromagnetic interference noise power of the electromagnetic interference noise.
TW100106526A 2011-02-25 2011-02-25 Method and system for automatically testing the wireless chip TWI435551B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW100106526A TWI435551B (en) 2011-02-25 2011-02-25 Method and system for automatically testing the wireless chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW100106526A TWI435551B (en) 2011-02-25 2011-02-25 Method and system for automatically testing the wireless chip

Publications (2)

Publication Number Publication Date
TW201236399A TW201236399A (en) 2012-09-01
TWI435551B true TWI435551B (en) 2014-04-21

Family

ID=47222822

Family Applications (1)

Application Number Title Priority Date Filing Date
TW100106526A TWI435551B (en) 2011-02-25 2011-02-25 Method and system for automatically testing the wireless chip

Country Status (1)

Country Link
TW (1) TWI435551B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105891620A (en) * 2014-11-17 2016-08-24 机械工业仪器仪表综合技术经济研究所 Test system used for testing CMC chip electromagnetic compatibility radiation characteristic

Also Published As

Publication number Publication date
TW201236399A (en) 2012-09-01

Similar Documents

Publication Publication Date Title
US9094840B2 (en) Methods for testing receiver sensitivity of wireless electronic devices
US20180375538A1 (en) Apparatus for providing a control signal for a variable impedance matching circuit and a method thereof
US9876588B2 (en) Systems and methods for performing tester-less radio-frequency testing on wireless communications circuitry
US8831529B2 (en) Wireless communications circuitry with temperature compensation
US9793983B2 (en) Mobile communication device and method for adaptive RF front-end tuning
US7912463B2 (en) Method of using SNR to reduce factory test time
US8712339B2 (en) Methods and apparatus for power amplifier calibration
US20040148580A1 (en) On-chip receiver sensitivity test mechanism
EP2633723B1 (en) System and method for interference control in simultaneous transmission systems
US20130149972A1 (en) Methods and Apparatus for Testing Radio-Frequency Power Amplifier Performance
US9380541B1 (en) Managing specific absorption rate distribution to maximize transmit power of a wireless device
US8918060B2 (en) 2G, 2.5G RF loopback arrangement for mobile device self-testing
US9414334B2 (en) Methods and apparatus for using WLAN chips to support communications in licensed frequency bands
US20160359718A1 (en) Method for calibrating an over-the-air (ota) test system for testing multiple radio frequency (rf) data packet signal transceivers
TWI732973B (en) Method for enabling confirmation of expected phase shifts of radio frequency signals emitted from an antenna array
US20160301588A1 (en) System and method for testing wireless data packet signal transceiver
US20140064129A1 (en) Enhanced measurement reporting to improve throughput when using multicarrier cells
US20130329586A1 (en) Improving reception by a wireless communication device
JP2022518004A (en) Systems and methods for testing data packet signal transceivers
TWI435551B (en) Method and system for automatically testing the wireless chip
TWI474639B (en) Wireless lan communication device, relevant signal processing circuit and method thereof
US9124323B2 (en) Interference reduction method
US10298340B2 (en) Method for improved accuracy of low power radio frequency (RF) signal measurements when using received signal strength indicator (RSSI) functions
CN117596628A (en) Self-interference frequency determining method and system for wireless communication terminal
US20110207412A1 (en) Method and system for a wireless integrated test and measurement device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees