TWI422292B - Printed circuit board - Google Patents

Printed circuit board Download PDF

Info

Publication number
TWI422292B
TWI422292B TW98128124A TW98128124A TWI422292B TW I422292 B TWI422292 B TW I422292B TW 98128124 A TW98128124 A TW 98128124A TW 98128124 A TW98128124 A TW 98128124A TW I422292 B TWI422292 B TW I422292B
Authority
TW
Taiwan
Prior art keywords
pad
layer
vias
transmission line
pads
Prior art date
Application number
TW98128124A
Other languages
Chinese (zh)
Other versions
TW201108886A (en
Inventor
Yu Chang Pai
Po Chuan Hsieh
Chien Hung Liu
Original Assignee
Hon Hai Prec Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hon Hai Prec Ind Co Ltd filed Critical Hon Hai Prec Ind Co Ltd
Priority to TW98128124A priority Critical patent/TWI422292B/en
Publication of TW201108886A publication Critical patent/TW201108886A/en
Application granted granted Critical
Publication of TWI422292B publication Critical patent/TWI422292B/en

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Description

印刷電路板 A printed circuit board

本發明涉及一種印刷電路板,特別涉及一種具有電感結構的印刷電路板。 The present invention relates to a printed circuit board, and more particularly to a printed circuit board having an inductive structure.

消費性電子產品隨著日益彰顯的重要性以及其爆發性的需求成長,成為電子市場中之產品主流。無論在任何消費性電子產品中,電感元件皆扮演非常重要的角色,尤其在其濾波以及儲存能量方面。電感是指導體線圈在磁場中活動時,所能感應到的電流的強度。故,當一般的電路需要使用到電感元件時,往往皆將導線纏繞成圈,進而完成電感之製作。而將該等電感組件佈設至印刷電路板時,將會受到佈線面積等的限制,從而影響了整個電子產品的功能與成本控制。 Consumer electronics has become the mainstream of products in the electronics market with increasing importance and explosive demand. In any consumer electronics product, inductive components play a very important role, especially in terms of filtering and storing energy. The inductance is the strength of the current that can be sensed when the body coil is in motion in the magnetic field. Therefore, when a general circuit needs to use an inductive component, the wire is often wound into a loop, thereby completing the fabrication of the inductor. When these inductor components are disposed on a printed circuit board, they are limited by the wiring area and the like, thereby affecting the function and cost control of the entire electronic product.

鑒於以上內容,有必要提供一種具有電感結構的印刷電路板。 In view of the above, it is necessary to provide a printed circuit board having an inductive structure.

一種印刷電路板,包括一第一層、一第二層、複數過孔以及複數佈設於第一層及第二層上的傳輸線,該等過孔均貫穿第一層及第二層,該等傳輸線用於依次連接該等過孔的焊盤且使得過孔及傳輸線所形成的傳輸路徑為螺旋纏繞方式。 A printed circuit board comprising a first layer, a second layer, a plurality of vias, and a plurality of transmission lines disposed on the first layer and the second layer, the vias extending through the first layer and the second layer, The transmission line is used to sequentially connect the pads of the vias such that the transmission paths formed by the vias and the transmission lines are spirally wound.

前述印刷電路板透過傳輸線將過孔連接,使得過孔與傳輸線形成的訊號傳輸路徑等效於螺旋電感之線圈纏繞方式,故可有效產生 電感效應,無需額外的輔助電路。 The printed circuit board connects the via holes through the transmission line, so that the signal transmission path formed by the via hole and the transmission line is equivalent to the coil winding mode of the spiral inductor, so that the printed circuit board can be effectively generated Inductive effect, no additional auxiliary circuitry is required.

10‧‧‧第一層 10‧‧‧ first floor

30a-30e、300a-300d‧‧‧過孔對 30a-30e, 300a-300d‧‧‧through pairs

60a、62a、60b、62b、60c、62c、60d、62d、60e、62e、60f、62f、600a、620a、600b、620b、600c、620c、600d、620d、600e、620e‧‧‧傳輸線 60a, 62a, 60b, 62b, 60c, 62c, 60d, 62d, 60e, 62e, 60f, 62f, 600a, 620a, 600b, 620b, 600c, 620c, 600d, 620d, 600e, 620e‧ ‧ transmission line

20‧‧‧第二層 20‧‧‧ second floor

32a、36a、32b、36b、32c、36c、32d、36d、32e、36e、320a、360a、320b、360b、320c、360c、320d、360d‧‧‧過孔 32a, 36a, 32b, 36b, 32c, 36c, 32d, 36d, 32e, 36e, 320a, 360a, 320b, 360b, 320c, 360c, 320d, 360d‧‧‧ via

圖1是本發明印刷電路板的第一較佳實施方式的立體圖。 BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a perspective view of a first preferred embodiment of a printed circuit board of the present invention.

圖2是圖1中印刷電路板的差動輸入損耗效能的仿真結果圖。 2 is a graph showing simulation results of the differential input loss performance of the printed circuit board of FIG.

圖3是圖1中印刷電路板的共模轉差模輸入損耗效能的仿真結果圖。 FIG. 3 is a simulation result of the common mode differential mode input loss performance of the printed circuit board of FIG. 1. FIG.

圖4是圖1中印刷電路板的電感感值的仿真結果圖。 4 is a graph showing simulation results of inductance values of the printed circuit board of FIG. 1.

圖5是本發明印刷電路板的第二較佳實施方式的立體圖。 Figure 5 is a perspective view of a second preferred embodiment of the printed circuit board of the present invention.

請參閱圖1,本發明印刷電路板的第一較佳實施方式包括一第一層10、一第二層20、複數過孔對及複數傳輸線,其中每一過孔對包括兩過孔,每一過孔用於連通位於該第一層10及第二層20上的複數傳輸線。每一傳輸線用於與過孔的焊盤相連。該第一層10與第二層20之間填充有絕緣介質。 Referring to FIG. 1, a first preferred embodiment of the printed circuit board of the present invention includes a first layer 10, a second layer 20, a plurality of via pairs, and a plurality of transmission lines, wherein each via pair includes two vias, each A via is used to connect the plurality of transmission lines on the first layer 10 and the second layer 20. Each transmission line is used to connect to the via pads. An insulating medium is filled between the first layer 10 and the second layer 20.

本實施方式以包括五個過孔對30a-30e為例進行說明,其他實施方式中過孔對的數量可為大於或等於三的任意數值。過孔對30a包括兩過孔32a、36a,過孔對30b包括兩過孔32b、36b,過孔對30c包括兩過孔32c、36c,過孔對30d包括兩過孔32d、36d,過孔對30e包括兩過孔32e、36e。該五個過孔對30a-30e中的過孔排列成相互平行的兩列,該過孔對30a、30c、30e排成第一列,該過孔對30b、30d排成第二列。該過孔對30b、30d的過孔32b、36b、32d、36d與該過孔對30c、30e的過孔32c、36c、32e、36e位置對應。過孔對30a為輸入端,過孔對30e為輸出端。 This embodiment is described by taking five via pairs 30a-30e as an example. In other embodiments, the number of via pairs may be any value greater than or equal to three. The via pair 30a includes two vias 32a, 36a, the via pair 30b includes two vias 32b, 36b, the via pair 30c includes two vias 32c, 36c, and the via pair 30d includes two vias 32d, 36d, vias Pair 30e includes two vias 32e, 36e. The via holes in the five via pairs 30a-30e are arranged in two parallel rows, the via pairs 30a, 30c, 30e are arranged in a first column, and the via pairs 30b, 30d are arranged in a second column. The via holes 32b, 36b, 32d, 36d of the via pairs 30b, 30d correspond to the vias 32c, 36c, 32e, 36e of the via pairs 30c, 30e. The via pair 30a is an input terminal, and the via pair 30e is an output terminal.

傳輸線60a及62a佈設於第一層10上且分別與該過孔32a及36a的焊盤相連,用於輸入訊號。傳輸線60b及62b佈設於該第二層20上,分別連接於該過孔32a與32b的焊盤之間以及過孔36a與36b的焊盤之間。傳輸線60c及62c佈設於該第一層10上,分別連接于過孔32b與32c的焊盤之間以及過孔36b與36c的焊盤之間。傳輸線60d及62d佈設於該第二層20上,分別連接于過孔32c與32d的焊盤之間以及過孔36c與36d的焊盤之間。傳輸線60e及62e佈設於該第一層10上,分別連接于過孔32d與32e的焊盤之間以及過孔36d與36e的焊盤之間。傳輸線60f及62f佈設於該第二層20上且分別與過孔32e及36e的焊盤相連,用於輸出訊號。 Transmission lines 60a and 62a are disposed on the first layer 10 and are respectively connected to the pads of the vias 32a and 36a for inputting signals. Transmission lines 60b and 62b are disposed on the second layer 20, and are respectively connected between the pads of the via holes 32a and 32b and between the pads of the via holes 36a and 36b. Transmission lines 60c and 62c are disposed on the first layer 10, and are connected between the pads of the via holes 32b and 32c and the pads of the via holes 36b and 36c, respectively. Transmission lines 60d and 62d are disposed on the second layer 20, and are connected between the pads of the via holes 32c and 32d and the pads of the via holes 36c and 36d, respectively. Transmission lines 60e and 62e are disposed on the first layer 10, and are connected between pads of the via holes 32d and 32e and between the pads of the via holes 36d and 36e, respectively. Transmission lines 60f and 62f are disposed on the second layer 20 and are connected to the pads of the via holes 32e and 36e, respectively, for outputting signals.

當訊號藉由傳輸線60a輸入至印刷電路板時,訊號首先在第一層10藉由過孔32a傳輸至第二層20,再藉由第二層20上的傳輸線60b傳輸至過孔32b,再藉由過孔32b傳輸至第一層10,由第一層10之傳輸線60c傳輸至過孔32c,由此在第一層10及第二層20間交錯的進行訊號傳輸至過孔32e。此訊號傳輸路徑即可等效於螺旋電感之線圈纏繞方式,故可有效產生電感效應。另,藉由過孔36a-36e之訊號傳輸路徑,亦可產生電感效應。而兩傳輸路徑之間亦可產生平行導體之電感效應。又,可使得藉由過孔32a-32e所產生之訊號傳輸路徑與藉由過孔36a-36e所產生之訊號傳輸路徑等長,以達到更好的效果。 When the signal is input to the printed circuit board through the transmission line 60a, the signal is first transmitted to the second layer 20 through the via 32a in the first layer 10, and then transmitted to the via 32b through the transmission line 60b on the second layer 20, and then The transmission to the first layer 10 by the via 32b is transmitted from the transmission line 60c of the first layer 10 to the via 32c, whereby the interleaved signals between the first layer 10 and the second layer 20 are transmitted to the via 32e. The signal transmission path can be equivalent to the coil winding mode of the spiral inductor, so that the inductance effect can be effectively generated. In addition, an inductive effect can also be produced by the signal transmission path of the vias 36a-36e. The inductive effect of parallel conductors can also occur between the two transmission paths. Moreover, the signal transmission path generated by the via holes 32a-32e can be made equal to the signal transmission path generated by the via holes 36a-36e to achieve a better effect.

請一併參閱圖2及圖3,其分別為對前述印刷電路板的差動輸入損耗效能以及共模轉差模輸入損耗效能的仿真結果圖,其中參數設置如下:過孔32a及32b之間的距離為80mils,過孔32a的半徑為15mils,過孔36a的半徑為10mils,兩過孔36a及32c之間的距離 為40mils,兩過孔對32b及32c之間的距離為34.6mils。 Please refer to FIG. 2 and FIG. 3 together, which are simulation results of the differential input loss performance and the common mode differential mode input loss performance of the printed circuit board, wherein the parameters are set as follows: between the via holes 32a and 32b The distance is 80 mils, the radius of the via 32a is 15 mils, the radius of the via 36a is 10 mils, and the distance between the two vias 36a and 32c For 40 mils, the distance between the two via pairs 32b and 32c is 34.6 mils.

由圖2及圖3可看出,該印刷電路板於低頻至高頻階段皆享有優異的差動輸入損耗頻率回應,且可有效抑制共模雜訊。 As can be seen from FIG. 2 and FIG. 3, the printed circuit board enjoys excellent differential input loss frequency response in the low frequency to high frequency stage, and can effectively suppress common mode noise.

請一併參閱圖4,其為對前述印刷電路板上的電感感值的仿真分析,圖4中曲線40表示每一傳輸路徑所產生的電感效應所等效的電感值,曲線42表示兩傳輸路徑之間產生的電感效應所等效的電感值。從圖4中可看出,在不同的頻率階段,該印刷電路板上的每一傳輸路徑均可產生電感效應,且兩傳輸路徑之間亦可產生平行導體的電感效應。 Please refer to FIG. 4, which is a simulation analysis of the inductance value on the printed circuit board. In FIG. 4, curve 40 represents the inductance value equivalent to the inductance effect generated by each transmission path, and curve 42 represents two transmissions. The inductance value equivalent to the inductance effect generated between the paths. As can be seen from Figure 4, each transmission path on the printed circuit board can produce an inductive effect at different frequency stages, and the inductive effect of parallel conductors can also occur between the two transmission paths.

請一併參閱圖5,本發明印刷電路板的第二較佳實施方式包括一第一層100、一第二層200、複數過孔對及複數傳輸線,其中,本實施方式中包括四個過孔對300a、300b、300c以及300d。 Referring to FIG. 5, a second preferred embodiment of the printed circuit board of the present invention includes a first layer 100, a second layer 200, a plurality of via pairs, and a plurality of transmission lines, wherein the present embodiment includes four Hole pairs 300a, 300b, 300c, and 300d.

該過孔對300a包括兩過孔320a與360a,過孔對300b包括兩過孔320b與360b,過孔對300c包括兩過孔320c與360c,過孔對300d包括兩過孔320d與360d。該五個過孔對300a-300d中的過孔排列成相互平行的兩列,該過孔對300a與300c排成第一列,所述過孔對300b與300d排成第二列。該過孔對300a、300c的過孔320a、360a、320c、360c與過孔對300b、300d的過孔320b、360b、360d、360d位置對應。該過孔對300a為輸入端,過孔對300d為輸出端。 The via pair 300a includes two vias 320a and 360a, the via pair 300b includes two vias 320b and 360b, the via pair 300c includes two vias 320c and 360c, and the via pair 300d includes two vias 320d and 360d. The vias in the five via pairs 300a-300d are arranged in two parallel rows, the via pairs 300a and 300c are arranged in a first column, and the via pairs 300b and 300d are arranged in a second column. The via holes 320a, 360a, 320c, 360c of the via pairs 300a, 300c correspond to the vias 320b, 360b, 360d, 360d of the via pairs 300b, 300d. The via pair 300a is an input terminal, and the via pair 300d is an output terminal.

傳輸線600a及620a佈設於第一層100上且分別與過孔320a及360a的焊盤相連,用於輸入訊號。傳輸線600b及620b佈設於第二層200上,分別連接於過孔320a與320b的焊盤之間以及過孔360a與360b的焊盤之間。傳輸線600c及620c佈設於第一層100上,分別 連接于過孔320b與320c的焊盤之間以及過孔360b與360c的焊盤之間。傳輸線600d及620d佈設於第二層200上,分別連接於過孔320c與320d的焊盤之間以及過孔360c與360d的焊盤之間。傳輸線600e及620e佈設於所述第一層100上,且分別與過孔320d及360d的焊盤相連,用於輸出訊號。 The transmission lines 600a and 620a are disposed on the first layer 100 and are respectively connected to the pads of the via holes 320a and 360a for inputting signals. The transmission lines 600b and 620b are disposed on the second layer 200, and are respectively connected between the pads of the via holes 320a and 320b and between the pads of the via holes 360a and 360b. Transmission lines 600c and 620c are disposed on the first layer 100, respectively It is connected between the pads of the via holes 320b and 320c and between the pads of the via holes 360b and 360c. The transmission lines 600d and 620d are disposed on the second layer 200, and are respectively connected between the pads of the via holes 320c and 320d and between the pads of the via holes 360c and 360d. The transmission lines 600e and 620e are disposed on the first layer 100 and are respectively connected to the pads of the via holes 320d and 360d for outputting signals.

根據與第一較佳實施方式相同的原理,由過孔320a-320d所組成的訊號傳輸路徑以及過孔360a-360d所組成的訊號傳輸路徑均可等效於螺旋電感之線圈纏繞方式,故可有效產生電感效應。另,兩傳輸路徑之間亦可產生平行導體之電感效應。 According to the same principle as the first preferred embodiment, the signal transmission path composed of the via holes 320a-320d and the signal transmission path formed by the via holes 360a-360d can be equivalent to the coil winding mode of the spiral inductor, so Effectively produces an inductive effect. In addition, the inductive effect of parallel conductors can also occur between the two transmission paths.

前述第一及第二實施方式的區別在於第一實施方式中訊號輸入與輸出位於不同層上,第二實施方式中訊號輸入與輸出位於同一層上。另,其他實施方式中,亦可僅僅包括過孔32a-32e或者320a-320d,此時,則只產生過孔32a-32e或者320a-320d所組成的訊號傳輸路徑所產生的電感效應。又,該過孔32a-32e、36a-36e、320a-320d或者360a-360d亦可按其他方式進行排列,只要其所組成的訊號傳輸路徑為螺旋纏繞方式即可。 The difference between the foregoing first embodiment and the second embodiment is that the signal input and output are located on different layers in the first embodiment, and the signal input and output are located on the same layer in the second embodiment. In other embodiments, only the via holes 32a-32e or 320a-320d may be included. In this case, only the inductance effect generated by the signal transmission path formed by the via holes 32a-32e or 320a-320d is generated. Moreover, the via holes 32a-32e, 36a-36e, 320a-320d or 360a-360d may be arranged in other manners as long as the signal transmission path formed by them is spirally wound.

前述印刷電路板透過傳輸線將過孔連接,使得過孔與傳輸線形成的訊號傳輸路徑等效於螺旋電感之線圈纏繞方式,故可有效產生電感效應,無需額外的輔助電路。 The printed circuit board connects the via holes through the transmission line, so that the signal transmission path formed by the via hole and the transmission line is equivalent to the coil winding mode of the spiral inductor, so that the inductance effect can be effectively generated without an additional auxiliary circuit.

綜上所述,本發明符合發明專利要件,爰依法提出專利申請。惟,以上所述者僅為本發明之較佳實施例,舉凡熟悉本案技藝之人士,在爰依本發明精神所作之等效修飾或變化,皆應涵蓋於以下之申請專利範圍內。 In summary, the present invention complies with the requirements of the invention patent and submits a patent application according to law. The above description is only the preferred embodiment of the present invention, and equivalent modifications or variations made by those skilled in the art will be included in the following claims.

20‧‧‧第一層 20‧‧‧ first floor

30a-30e‧‧‧過孔對 30a-30e‧‧‧through hole pair

60a、62a、60b、62b、60c、62c、60d、62d、60e、62e、60f、62f‧‧‧傳輸線 60a, 62a, 60b, 62b, 60c, 62c, 60d, 62d, 60e, 62e, 60f, 62f‧‧‧ transmission line

10‧‧‧第一層 10‧‧‧ first floor

32a、36a、32b、36b、32c、36c、32d、36d、32e、36e‧‧‧過孔 32a, 36a, 32b, 36b, 32c, 36c, 32d, 36d, 32e, 36e‧‧‧ vias

Claims (5)

一種印刷電路板,包括一第一層、一第二層、複數過孔以及複數佈設於第一層及第二層上的傳輸線,該等過孔均貫穿第一層及第二層,該等傳輸線用於依次連接該等過孔的焊盤且使得過孔及傳輸線所形成的傳輸路徑為螺旋纏繞方式,其中該等過孔排成彼此平行的兩列,兩列中具有數量相等且對應排列的複數過孔,第一層上第一列過孔的焊盤透過傳輸線與第二列中相隔一排過孔後的下一過孔的焊盤連接,第二層上兩列過孔中對應位置的過孔的焊盤透過傳輸線連接。 A printed circuit board comprising a first layer, a second layer, a plurality of vias, and a plurality of transmission lines disposed on the first layer and the second layer, the vias extending through the first layer and the second layer, The transmission line is used for sequentially connecting the pads of the via holes such that the transmission paths formed by the via holes and the transmission lines are spirally wound, wherein the via holes are arranged in two columns parallel to each other, and the two columns have the same number and corresponding arrangement a plurality of vias, the pads of the first column of via holes on the first layer are connected to the pads of the next via after the row of vias in the second column through the transmission line, and the corresponding holes in the two columns on the second layer The pads of the vias of the location are connected by a transmission line. 如申請專利範圍第1項所述之印刷電路板,其中該等過孔包括一第一至第八過孔,該第一、第三、第五及第七過孔位於第一列,該第二、第四、第六及第八過孔位於第二列,且該第一、第三、第五及第七過孔分別與所述第二、第四、第六及第八過孔對應排列,第一層上該第一過孔的焊盤透過傳輸線與第六過孔的焊盤相連、第三過孔的焊盤透過傳輸線與第八焊盤相連,第二層上該第一過孔的焊盤透過傳輸線與第二過孔的焊盤相連、第三過孔的焊盤透過傳輸線與第四過孔的焊盤相連、第五過孔的焊盤透過傳輸線與第六過孔的焊盤相連,以及第七過孔的焊盤透過傳輸線與第八過孔的焊盤相連。 The printed circuit board of claim 1, wherein the vias comprise first to eighth vias, and the first, third, fifth and seventh vias are located in the first column, the first 2. The fourth, sixth, and eighth vias are located in the second column, and the first, third, fifth, and seventh vias respectively correspond to the second, fourth, sixth, and eighth vias Arranging, the pad of the first via hole on the first layer is connected to the pad of the sixth via hole through the transmission line, and the pad of the third via hole is connected to the eighth pad through the transmission line, and the first layer is on the second layer The pad of the hole is connected to the pad of the second via hole through the transmission line, the pad of the third via hole is connected to the pad of the fourth via hole through the transmission line, and the pad of the fifth via hole is transmitted through the transmission line and the sixth via hole. The pads are connected, and the pads of the seventh via are connected to the pads of the eighth via through the transmission line. 一種印刷電路板,包括一第一層、一第二層、複數過孔以及複數佈設於第一層及第二層上的傳輸線,該等過孔均貫穿第一層及第二層,該等傳輸線用於依次連接該等過孔的焊盤且使得過孔及傳輸線所形成的傳輸路徑為螺旋纏繞方式,其中該等過孔包括排成彼此平行的兩列,其中第二列中包括的過孔數量比第一列多兩個,第一列中的過孔與第二列中除排在一端的兩個過孔外的過孔對應排列;第一層上兩列過孔中對應位置的 過孔的焊盤透過傳輸線連接,第二層上第一列過孔的焊盤透過傳輸線與第二列中相隔一排過孔後的下一過孔的焊盤連接。 A printed circuit board comprising a first layer, a second layer, a plurality of vias, and a plurality of transmission lines disposed on the first layer and the second layer, the vias extending through the first layer and the second layer, The transmission line is used for sequentially connecting the pads of the via holes such that the transmission paths formed by the via holes and the transmission lines are spirally wound, wherein the via holes comprise two columns arranged in parallel with each other, wherein the second column includes The number of holes is two more than the first column, and the via holes in the first column are arranged corresponding to the via holes except the two via holes arranged at one end in the second column; the corresponding positions in the two columns of the via holes on the first layer The via pads are connected through the transmission line, and the pads of the first column vias on the second layer are connected to the pads of the next via after the row of vias in the second column through the transmission line. 如申請專利第3項所述之印刷電路板,其中該等過孔包括一第一至第十過孔,該第一、第三、第五及第七過孔位於第一列,該第二、第四、第六、第八、第九及第十過孔位於第二列,且該第一、第三、第五及第七過孔分別與第二、第四、第六及第八過孔對應排列,該第九及第十過孔位於第二過孔不與第四過孔相鄰的一側;第一層上該第一過孔的焊盤透過傳輸線與第二過孔的焊盤相連、第三過孔的焊盤透過傳輸線與第四過孔的焊盤相連、第五過孔的焊盤透過傳輸線與第六過孔的焊盤相連,以及第七過孔的焊盤透過傳輸線與第八過孔的焊盤相連,第二層上該第一焊盤透過傳輸線與第十過孔的焊盤相連、第三過孔的焊盤透過傳輸線與第九焊盤相連、第五過孔的焊盤透過傳輸線與第二過孔的焊盤相連,以及第七過孔的焊盤透過傳輸線與第四過孔的焊盤相連。 The printed circuit board of claim 3, wherein the vias comprise a first through tenth via, the first, third, fifth and seventh vias being located in the first column, the second The fourth, sixth, eighth, ninth and tenth vias are located in the second column, and the first, third, fifth and seventh vias are respectively associated with the second, fourth, sixth and eighth The via holes are correspondingly arranged, and the ninth and tenth via holes are located on a side of the second via hole not adjacent to the fourth via hole; the pad of the first via hole on the first layer transmits the pad of the transmission line and the second via hole The pad of the connected, third via is connected to the pad of the fourth via through the transmission line, the pad of the fifth via is connected to the pad of the sixth via, and the pad of the seventh via is transmitted through the transmission line Connected to the pad of the eighth via, the first pad is connected to the pad of the tenth via through the transmission line, and the pad of the third via is connected to the ninth pad through the transmission line, the fifth pass The pad of the hole is connected to the pad of the second via through the transmission line, and the pad of the seventh via is connected to the pad of the fourth via through the transmission line. 如申請專利範圍第3項所述之印刷電路板,其中該等過孔包括第一至第六過孔,該第一及第三過孔位於第一列,該第二、第四、第五及第六過孔位於第二列,且該第一及第三過孔分別與第二及第四過孔對應排列,該第五過孔位於第二過孔不與第四過孔相鄰的一側,該第六過孔位於第五過孔不與第二過孔相鄰的一側;第一層上該第一過孔的焊盤透過傳輸線與第二過孔的焊盤相連、第三過孔的焊盤透過傳輸線與第四過孔的焊盤相連,第二層上該第一過孔的焊盤透過傳輸線與第六過孔的焊盤相連、第三過孔的焊盤透過傳輸線與第五過孔的焊盤相連。 The printed circuit board of claim 3, wherein the vias comprise first to sixth vias, the first and third vias being located in the first column, the second, fourth, and fifth And the sixth via hole is located in the second column, and the first and third via holes are respectively arranged corresponding to the second and fourth via holes, and the fifth via hole is located on a side of the second via hole not adjacent to the fourth via hole The sixth via hole is located on a side of the fifth via hole not adjacent to the second via hole; the pad of the first via hole on the first layer is connected to the pad of the second via hole through the transmission line, and the third via hole is The pad is connected to the pad of the fourth via through the transmission line, and the pad of the first via on the second layer is connected to the pad of the sixth via through the transmission line, and the pad of the third via is transmitted through the transmission line and the fifth The via pads of the vias are connected.
TW98128124A 2009-08-21 2009-08-21 Printed circuit board TWI422292B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW98128124A TWI422292B (en) 2009-08-21 2009-08-21 Printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW98128124A TWI422292B (en) 2009-08-21 2009-08-21 Printed circuit board

Publications (2)

Publication Number Publication Date
TW201108886A TW201108886A (en) 2011-03-01
TWI422292B true TWI422292B (en) 2014-01-01

Family

ID=44835713

Family Applications (1)

Application Number Title Priority Date Filing Date
TW98128124A TWI422292B (en) 2009-08-21 2009-08-21 Printed circuit board

Country Status (1)

Country Link
TW (1) TWI422292B (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200839799A (en) * 2007-03-22 2008-10-01 Ind Tech Res Inst Inductor devices

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200839799A (en) * 2007-03-22 2008-10-01 Ind Tech Res Inst Inductor devices

Also Published As

Publication number Publication date
TW201108886A (en) 2011-03-01

Similar Documents

Publication Publication Date Title
JP6427770B2 (en) Common mode noise filter
JP6678292B2 (en) Common mode noise filter
US7812701B2 (en) Compact multiple transformers
US11232898B2 (en) Coil component
US11373795B2 (en) Transformer device
JP2005509300A (en) Integrated balun and transformer structure
US7924135B2 (en) Transformer
WO2016079903A1 (en) Common mode noise filter
JP6501424B2 (en) Noise removal filter
KR20160032581A (en) Inductor array chip and board for mounting the same
JP5849241B2 (en) Common mode noise filter
KR20170117375A (en) Common mode noise filter
JP2007129291A (en) Noise filter and noise filter circuit
TWI422292B (en) Printed circuit board
US20040263308A1 (en) Inductor formed between two layout layers
JP5360130B2 (en) Common mode noise filter
CN101998756A (en) Printed circuit board
JP2012182286A (en) Coil component
JP5439797B2 (en) Noise filter
JP2014022484A (en) Solenoid inductor
JP6344482B2 (en) Flexible cable connection structure to printed circuit board
JP6427765B2 (en) Common mode noise filter
JP4830531B2 (en) Multilayer coil parts
JP2012182285A (en) Coil component
JP2014212189A (en) Common mode noise filter

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees