TWI352501B - Audio signal amplyfing circuit and bypass volatge - Google Patents
Audio signal amplyfing circuit and bypass volatge Download PDFInfo
- Publication number
- TWI352501B TWI352501B TW96136533A TW96136533A TWI352501B TW I352501 B TWI352501 B TW I352501B TW 96136533 A TW96136533 A TW 96136533A TW 96136533 A TW96136533 A TW 96136533A TW I352501 B TWI352501 B TW I352501B
- Authority
- TW
- Taiwan
- Prior art keywords
- voltage
- reference voltage
- audio
- bypass capacitor
- coupled
- Prior art date
Links
Landscapes
- Amplifiers (AREA)
Description
1352501 九、發明說明: 【發明所屬之技術領域】 本發明係關於一種音訊放大電路,尤其係關於音訊放 大電路的參考電壓控制電路。 【先前技術】 許多電子產品中均具有音訊放大電路,例如行動電 φ 話'隨身聽、音響等。音訊放大電路係放大微小(例如幾 微伏特)的音源信號之電壓與電流,使放大後之音源信號 足以推動喇Π八或耳機這類的負載電路。 第1圖係習知的音訊放大電路100。音訊放大電路100 包含輸入電容Ci 110、輸出電容Co 112、旁通電容Cb 114、 輸入電阻Ri 120、回饋電阻Rf 122、分壓電阻R1-R2 124-126、運算放大器130與負載140。音源信號Vs自輸 入電容Ci 110輸入。輸入電阻Ri 120與回饋電阻Rf 122 • 決定放大倍率。分壓電阻R1-R2 124-126決定運算放大器 130正端之參考電壓Vref與輸出端之偏壓。為求得最大之 輸出信號擺幅,可以將運算放大器130正端之參考電壓 Vref與輸出端之偏壓設計為VDD/^VDD為音訊放大電路 100之正電源)。旁通電容Cb 114用來穩定該參考電壓 Vref。 在使用音訊放大電路100時,我們時常會遭遇到一個 問題。當關閉音訊放大電路100的電源(VDD )時、或是 音訊放大電路100的電源電壓突然下降時,負載140 (通1352501 IX. Description of the Invention: [Technical Field] The present invention relates to an audio amplifying circuit, and more particularly to a reference voltage control circuit for an audio amplifying circuit. [Prior Art] Many electronic products have audio amplifier circuits, such as mobile phones, portable music, audio, and the like. The audio amplification circuit amplifies the voltage and current of a small (e.g., a few microvolts) source signal, so that the amplified source signal is sufficient to drive a load circuit such as a slapstick or a headphone. The first figure is a conventional audio amplifying circuit 100. The audio amplifier circuit 100 includes an input capacitor Ci 110, an output capacitor Co 112 , a bypass capacitor Cb 114 , an input resistor Ri 120 , a feedback resistor Rf 122 , a voltage dividing resistor R1 - R2 124 - 126 , an operational amplifier 130 , and a load 140 . The source signal Vs is input from the input capacitor Ci 110. Input resistor Ri 120 and feedback resistor Rf 122 • Determine the magnification. The voltage dividing resistors R1-R2 124-126 determine the bias voltage of the reference voltage Vref at the positive terminal of the operational amplifier 130 and the output terminal. To obtain the maximum output signal swing, the reference voltage Vref at the positive terminal of the operational amplifier 130 and the bias voltage at the output terminal can be designed as VDD/^VDD as the positive power supply of the audio amplifying circuit 100. The bypass capacitor Cb 114 is used to stabilize the reference voltage Vref. When using the audio amplifier circuit 100, we often encounter a problem. When the power supply (VDD) of the audio amplifier circuit 100 is turned off, or when the power supply voltage of the audio amplifier circuit 100 suddenly drops, the load 140 (pass)
Client’s Docket No,: TT’s Docket No:0975-A41241-TW/fmal/林璟輝/2007_9-14 1352501 常為喇。八或耳機)經常會發出惱人的暴音。暴音出現的原 因將於下詳述。當VDD迅速降低時,運算放大器13〇内部 電路之偏壓值也跟著迅速改變。然而,此時參考電壓Vref 仍被旁通電容Cb 114維持在VDD/2。我們可以發現,運算 放大器130輸入端之電晶體(未示於第1圖)之閘極仍維 持在VDD/2,而該電晶體之源極、汲極偏壓隨著VDD迅 速降低而迅速改變。於是輸入端之電晶體由原本的主動模 式(active mode)進入到飽和模式(saturati〇n mode),暴 音現象即在這個瞬間發生。 因此,為了避免暴音,我們需要控制參考電壓以避免 在VDD瞬間改變時,電晶體從主動模式進入到飽和模式。 【發明内容】 本發明之一態樣係一種音訊放大電路。該音訊放大電 路包含一運算放大器、一回饋電阻、一輸入電阻、一旁通 電容、一第一比較器、一鎖存器與一第一開關。該運算放 大器具有一正輸入端耦接一第一參考電壓與一負輸入端。 該回饋電阻耦接於該運算放大器之一輸出端與該負輸入端 之間。該輸入電阻耗接於該負輸入端,接收欲放大之—音 §孔。該旁通電容柄接於該正輸入端,穩定該第一參考電壓。 該第一比較器比較一第二參考電壓與該旁通電容之電壓輪 出一第一比較信號。該鎖存器根據該第一比較信號之設定 發出一開關信號。該第一開關根據該開關信號選擇性的使 該旁通電容耦接至接地端,以便進行第一參考電壓之調節。 本發明之另一態樣係一種音訊放大電路之旁通電壓控Client’s Docket No,: TT’s Docket No: 0975-A41241-TW/fmal/林璟辉/2007_9-14 1352501 It is often La. Eight or headphones) often make annoying noises. The reason for the appearance of the storm will be detailed below. When VDD drops rapidly, the bias voltage of the internal circuitry of operational amplifier 13 也 also changes rapidly. However, at this time, the reference voltage Vref is still maintained at VDD/2 by the bypass capacitor Cb 114. We can see that the gate of the transistor (not shown in Figure 1) at the input of the operational amplifier 130 is still maintained at VDD/2, and the source and drain bias of the transistor change rapidly as VDD rapidly decreases. . Then the transistor at the input enters the saturation mode (saturati〇n mode) from the original active mode, and the violent phenomenon occurs at this moment. Therefore, in order to avoid the noise, we need to control the reference voltage to avoid the transistor going from active mode to saturation mode when the VDD changes instantaneously. SUMMARY OF THE INVENTION One aspect of the present invention is an audio amplifying circuit. The audio amplification circuit includes an operational amplifier, a feedback resistor, an input resistor, a bypass capacitor, a first comparator, a latch and a first switch. The operational amplifier has a positive input coupled to a first reference voltage and a negative input. The feedback resistor is coupled between an output of the operational amplifier and the negative input. The input resistor is connected to the negative input terminal and receives the sound hole to be amplified. The bypass capacitor handle is connected to the positive input terminal to stabilize the first reference voltage. The first comparator compares a second reference voltage with a voltage of the bypass capacitor to perform a first comparison signal. The latch issues a switching signal based on the setting of the first comparison signal. The first switch selectively couples the bypass capacitor to the ground according to the switching signal to perform adjustment of the first reference voltage. Another aspect of the present invention is a bypass voltage control of an audio amplifying circuit
Client's Docket No.: TT’s Docket No:0975-A41241-TW/fmal/林璟輝/2007-9-14 1352501 -· 制方法,其中該音訊放大電路包含一運算放大器,具有— 正輸入端编接一第一參考電壓與一負輪入端;一回饋電 阻’輕接於該運鼻放大益之·一輸出端與該負輸入端之間. 一輸入電阻,耦接於該負輸入端,接收欲放大之一音訊. 以及一旁通電容,耦接於該正輸入端,穩定該第一參考電 壓。該方法包含下列步驟:由一組分壓電阻耦接該音訊放 大器之電源以決定一第二參考電壓與一第三參考電壓;以 及當一第二參考電壓降低至該旁通電容之電壓時則使該旁 • 通電容放電至一第三參考電壓為止。 【實施方式】 第2圖係根據本發明之一貫施例之音訊放大電路 200。為求簡潔,以下結合第1圖說明。音訊放大電路2〇〇 包含了習知音訊放大電路100、第一比較器210、鎖存器 220開關230、電阻241-249、第二比較器250、偏移電壓 252 ° • 第一比較器210的正端耦合習知音訊放大電路1〇〇之 旁通電容Cb 114,該電壓為VCb。第一比較器210之負端 麵接一第二參考電壓。該第二參考電壓係由轉接該音訊放 大電路200之一電源(VDD)之一組分壓電阻(R3、R4、 R5)所決定,例如^在實際電路中,為了減少元件, 可以共用Rl、R2、R3、R4、R5中部分電阻。 當關閉音訊放大器200之電源VDD時,或是當電源 VDD突然降低時,電源VDD之值迅速下降,例如由5V 迅速降到3V。如前所述,為了避免暴音,我們需要控制被Client's Docket No.: TT's Docket No:0975-A41241-TW/fmal/林璟辉/2007-9-14 1352501 - The method, wherein the audio amplifier circuit comprises an operational amplifier having a positive input terminal a reference voltage and a negative wheel input terminal; a feedback resistor is lightly connected between the output terminal and the negative input terminal. An input resistor is coupled to the negative input terminal to receive the amplification An audio signal is coupled to the positive input terminal to stabilize the first reference voltage. The method includes the steps of: coupling a power supply of the audio amplifier by a voltage resistor to determine a second reference voltage and a third reference voltage; and when a second reference voltage is lowered to the voltage of the bypass capacitor The bypass capacitor is discharged to a third reference voltage. [Embodiment] Fig. 2 is an audio amplifying circuit 200 according to a conventional embodiment of the present invention. For the sake of brevity, the following description will be combined with FIG. The audio amplifying circuit 2 includes a conventional audio amplifying circuit 100, a first comparator 210, a latch 220 switch 230, a resistor 241-249, a second comparator 250, and an offset voltage 252 °. • The first comparator 210 The positive terminal couples the bypass capacitor Cb 114 of the conventional audio amplifier circuit 1 and the voltage is VCb. The negative terminal of the first comparator 210 is connected to a second reference voltage. The second reference voltage is determined by switching one of the voltage resistors (R3, R4, R5) of one of the power sources (VDD) of the audio amplifier circuit 200, for example, in an actual circuit, in order to reduce components, Rl can be shared. , R2, R3, R4, R5 part of the resistance. When the power supply VDD of the audio amplifier 200 is turned off, or when the power supply VDD suddenly drops, the value of the power supply VDD drops rapidly, for example, from 5V to 3V. As mentioned earlier, in order to avoid the storm, we need to control the
Client’s Docket No.: XT’s Docket No:〇975-A41241-TW/fmal/林珠輝/2007-9-14 1352501 旁通電容Cb 114幾乎維持在一定值之參考電壓,即VCb。 第一比較器210比較VCb與( VDD’為電源在下降時 之現值)發出一第一比較信號。當VCb>時,第一比 較器210發出該第一比較信號欲控制開關230,使旁通電 容Cb 114耦接至接地端。即’使旁通電容Cb 114放電以 降低VCb。而為了確保放電順利’利用一鎖存器220根據 該第一比較信號之設定發出一開關信號。該開關信號用以 控制開關230 ’使旁通電容Cb 114耦接至接地端。在旁通 電容Cb 114放電路徑上的放電電阻Rd可用來控制放電速 率,Rd可耦接在該開關230與該旁通電容Cb 114間或該 開關230與接地端間。如此一來,在VDD迅速下降時, VCb亦下降,即可避免生暴音。 為更進一步確保運算放大器130不發出任何訊號,該 開關控制信號亦可用來關閉運算放大器130之偏壓電流源 (未圖示)或控制另一開關(未圖示)使回饋電阻Rf短路。 此外’例如在VDD回復正常時,為了使音訊放大器 200能夠再度正常工作,我們在旁通電容Cb 114放電到某 一電壓值時即解除放電路徑,使旁通電容Cb 114停止放 電。第二比較器250之負端耦接旁通電容Cb 114,而正端 耦接一第三參考電壓。該第三參考電壓可由耦接電源VDD 之一組分壓電阻(R3、R4、R5 )所決定,例如VDD/2。 R6 243可以增加抵抗來自電源VDD之雜訊的能力。 第二比較器250比較第三參考電壓與該旁通電容Cb 114之電壓VCb並輸出一第二比較信號用以重設(reset)Client's Docket No.: XT’s Docket No: 〇975-A41241-TW/fmal/林珠辉/2007-9-14 1352501 The bypass capacitor Cb 114 is maintained at a certain reference voltage, VCb. The first comparator 210 compares VCb with (VDD' is the present value of the power supply when falling) to issue a first comparison signal. When VCb>, the first comparator 210 sends the first comparison signal to control the switch 230 to couple the bypass capacitor Cb 114 to the ground. That is, the bypass capacitor Cb 114 is discharged to lower the VCb. In order to ensure a smooth discharge, a latch 220 is used to generate a switching signal according to the setting of the first comparison signal. The switch signal is used to control the switch 230' to couple the bypass capacitor Cb 114 to the ground. The discharge resistor Rd on the discharge path of the bypass capacitor Cb 114 can be used to control the discharge rate, and Rd can be coupled between the switch 230 and the bypass capacitor Cb 114 or between the switch 230 and the ground. As a result, when VDD drops rapidly, VCb also drops, so you can avoid violent noise. To further ensure that the operational amplifier 130 does not emit any signals, the switch control signal can also be used to turn off the bias current source (not shown) of the operational amplifier 130 or to control another switch (not shown) to short the feedback resistor Rf. Further, for example, when VDD returns to normal, in order to enable the audio amplifier 200 to operate normally again, when the bypass capacitor Cb 114 is discharged to a certain voltage value, the discharge path is released, and the bypass capacitor Cb 114 is stopped. The negative terminal of the second comparator 250 is coupled to the bypass capacitor Cb 114, and the positive terminal is coupled to a third reference voltage. The third reference voltage may be determined by a voltage resistor (R3, R4, R5) coupled to one of the power supplies VDD, such as VDD/2. The R6 243 can increase the ability to withstand noise from the power supply VDD. The second comparator 250 compares the third reference voltage with the voltage VCb of the bypass capacitor Cb 114 and outputs a second comparison signal for resetting
Client's Docket No.: TT’s Docket No:0975-A41241-TW/fmal/林珠輝/2007-9-14 丄乃2501 該鎖存盗220並開始該音訊放大電路200之啟動程序。偏 移電壓252提供—微小的偏壓(例如0.1 V),使第二比較 L號得在旁通電容Cb 114回復充電後轉態,例如由代表i 的尚電壓為代表〇的低電壓。當VCb放電至一定程 度’例如^__αι時’第二比較信號由原本的低電壓轉為高 電壓以重設鎖存器22〇。鎖存器22〇之開關信號因而控制 開關230以截斷旁通電容Cb 114之放電路徑。旁通電容 Cb 114之放電路徑被截斷後便再度充電(若VDD ), 田Cb ^--αΐ時,則第二比較信號由高電壓轉態為低電 壓’使鎖存器220解除重設狀態。 该音訊放大電路2〇〇更包含一延遲與鎖存器260,耦 接該第二比較器250,接收該第二比較信號,當該第二比 較信號自低電壓轉為高電壓時則立刻輸出該第二比較信 號,以立刻關閉該第一比較器21〇,當該第二比較信號自 高電壓轉為低電壓時則延遲輸出該第二比較信號,以延遲 φ 開啟該第一比較器21〇。延遲開啟第一比較器210可以確 保VDD正常、音訊放大器2〇〇在正常工作一段期間之後再 使第一比較器210運作,以避免因啟動時之不穩定使旁通 電容Cb 114誤放電。 第3圖係根據本發明之一實施例之一種音訊放大電路 之旁通電壓控制方法300。其中該音訊放大電路包含一運 算放大器,具有一正輸入端耦接一第一參考電壓與一負輪 入端;一回饋電阻,耦接於該運算放大器之一輸出端與該^ 輸入端之間;一輸入電阻,耦接於該負輸入端,接收欲放大Client's Docket No.: TT’s Docket No: 0975-A41241-TW/fmal/Lin Zhuhui/2007-9-14 丄乃2501 The latch thief 220 starts the startup procedure of the audio amplifier circuit 200. The bias voltage 252 provides a small bias voltage (e.g., 0.1 V) that causes the second comparison L to transition after charging of the bypass capacitor Cb 114, such as a low voltage representing 〇 representing a voltage of i. When the VCb is discharged to a certain extent 'e.g., ^__αι', the second comparison signal is switched from the original low voltage to the high voltage to reset the latch 22'. The switching signal of latch 22 thus controls switch 230 to intercept the discharge path of bypass capacitor Cb 114. After the discharge path of the bypass capacitor Cb 114 is cut off, it is recharged (if VDD), and when the field Cb ^--αΐ, the second comparison signal is switched from the high voltage to the low voltage, so that the latch 220 is deactivated. . The audio amplifier circuit 2 further includes a delay and latch 260 coupled to the second comparator 250 to receive the second comparison signal, and output immediately when the second comparison signal changes from a low voltage to a high voltage. The second comparison signal is used to immediately turn off the first comparator 21, and when the second comparison signal is switched from a high voltage to a low voltage, the second comparison signal is delayed to be output, and the first comparator 21 is turned on by delay φ. Hey. Delaying the turn-on of the first comparator 210 ensures that the VDD is normal and the audio amplifier 2 再 operates the first comparator 210 after a period of normal operation to avoid erroneous discharge of the bypass capacitor Cb 114 due to instability at startup. Figure 3 is a diagram showing a bypass voltage control method 300 for an audio amplification circuit in accordance with an embodiment of the present invention. The audio amplifier circuit includes an operational amplifier having a positive input coupled to a first reference voltage and a negative wheel input; a feedback resistor coupled between the output of the operational amplifier and the input An input resistor coupled to the negative input terminal for receiving amplification
Client’s Docket No.: TT’s Docket No:〇975-A41241-TW/fmal/林璟輝/2007-9-14 10 1352501 •'之::訊;以及一旁通電容,耦接於該正輸入端,穩定該第 -參考電[音訊放大電路之旁通㈣方法鳩包含 下列步驟··步驟3H),由-組分壓電阻減該音訊放大器 之電源以決定-第二參考電愿與一第三參考電璧。以及, 步驟320,當-第二參考電屬降低至該旁通電容之電廢時 則使該旁通電容放電至一第三參考電壓為止。 上述音訊放大電路之旁通電壓控制方法3〇〇,其中當 一第二參考電壓降低至該旁通電容之電壓時,則關閉該運 • 算放大器並使該回饋電阻短路。而當旁通電容放電至該第 三參考電壓時,則開始該音訊放大電路之啟動程序。Client's Docket No.: TT's Docket No: 〇975-A41241-TW/fmal/林璟辉/2007-9-14 10 1352501 • '::: and a bypass capacitor coupled to the positive input to stabilize the first - Reference power [Bypass amplifier circuit bypass method (4) method includes the following steps: Step 3H), the power of the audio amplifier is reduced by the -component voltage resistor to determine - the second reference power and a third reference power. And, in step 320, discharging the bypass capacitor to a third reference voltage when the second reference current is reduced to the electrical waste of the bypass capacitor. The bypass voltage control method of the above audio amplifying circuit 3, wherein when a second reference voltage is lowered to the voltage of the bypass capacitor, the operational amplifier is turned off and the feedback resistor is short-circuited. When the bypass capacitor is discharged to the third reference voltage, the startup process of the audio amplifier circuit is started.
如此一來,藉由控制控制參考電壓,可以避免在VDD 瞬間改變時,電晶體從主動模式進入到飽和模式,從而避 免暴音。 雖然本發明在此以一個或更多個特定的範例作為實 施例闡明及描述,不過不應將本發明侷限於所示之細 節’然而仍可在不背離本發明的精神下且在申請專利範 圍均等之領域與範圍内實現許多不同的修改與結構上的 改變。其專利保護範圍當視後附之申請專利範圍及其等同 領域而定。 【圖式簡單說明】 第1圖係習知的音訊放大電路10〇。 第2圖係根據本發明之一實施例之音訊放大電路2〇〇。 第3圖係根據本發明之一實施例之一種音訊放大電路 之旁通電壓控制方法300。In this way, by controlling the reference voltage, it is possible to prevent the transistor from entering the saturation mode when the VDD changes instantaneously, thereby avoiding the treble. The invention is illustrated and described herein by way of example only, and is not intended to Many different modifications and structural changes are made within the scope and scope of equalization. The scope of patent protection is subject to the scope of the patent application and its equivalent. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a conventional audio amplifier circuit 10A. Figure 2 is an audio amplification circuit 2A according to an embodiment of the present invention. Figure 3 is a diagram showing a bypass voltage control method 300 for an audio amplification circuit in accordance with an embodiment of the present invention.
Client’s Docket No.: TT’s Docket NG:0975-A41241.TW/final/林珠輝/2007-9-14 丄叫5〇1Client’s Docket No.: TT’s Docket NG:0975-A41241.TW/final/Lin Zhuhui/2007-9-14 Howling 5〇1
【主要元件符號說明】 :100〜音訊放大電路、110·η2-114〜電容、120-126〜 電阻、130〜運算放大器、140負載。200〜音訊放大電路、 〜比較器、220〜鎖存器、23〇〜開關、241_249〜電阻、 〜比較器、252〜偏移電壓、260〜鎖存與延遲器。3〇〇 〜方法、310-320〜步驟。[Description of main component symbols]: 100~ audio amplifier circuit, 110·η2-114~capacitor, 120-126~ resistor, 130~ operational amplifier, 140 load. 200~ audio amplifier circuit, ~ comparator, 220~ latch, 23〇~ switch, 241_249~ resistor, ~ comparator, 252~ offset voltage, 260~ latch and delay. 3〇〇 ~ method, 310-320~ steps.
Client’s Docket No.: TT’s Docket No:0975-A41241-TW/final/林璟輝/2007-9-14Client’s Docket No.: TT’s Docket No:0975-A41241-TW/final/林璟辉/2007-9-14
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW96136533A TWI352501B (en) | 2007-09-29 | 2007-09-29 | Audio signal amplyfing circuit and bypass volatge |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW96136533A TWI352501B (en) | 2007-09-29 | 2007-09-29 | Audio signal amplyfing circuit and bypass volatge |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200915714A TW200915714A (en) | 2009-04-01 |
TWI352501B true TWI352501B (en) | 2011-11-11 |
Family
ID=44725820
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW96136533A TWI352501B (en) | 2007-09-29 | 2007-09-29 | Audio signal amplyfing circuit and bypass volatge |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI352501B (en) |
-
2007
- 2007-09-29 TW TW96136533A patent/TWI352501B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TW200915714A (en) | 2009-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7259619B2 (en) | Amplifier circuit with reduced power-on transients and method thereof | |
CN110418246B (en) | Method and system for improving audio amplifier stability | |
US8654991B2 (en) | Audio signal amplifier circuit | |
JP2003243956A (en) | Power amplifier clipping circuit and method for clipping output of power amplifier | |
US8447046B2 (en) | Circuit with three-stage of power-on sequence used for suppressing the pop noise in audio system | |
US20120086508A1 (en) | Circuit for thermal protection in audio power amplifier and method thereof | |
US6525594B2 (en) | Eliminating power-down popping in audio power amplifiers | |
JP4187975B2 (en) | Audio amplifier circuit | |
US9755595B1 (en) | Settling time reduction for low noise amplifier | |
JP2016517629A (en) | Device and method for calibrating and operating a snapback clamp circuit | |
US6316993B1 (en) | Analog circuitry for start-up glitch suppression | |
US7804967B2 (en) | Circuit for preventing output of pop noise | |
US7940940B2 (en) | Muting circuit and semiconductor integrated circuit | |
US7164312B1 (en) | Apparatus and method for pop-and-click suppression with fast turn-on time | |
TWI352501B (en) | Audio signal amplyfing circuit and bypass volatge | |
US20040239418A1 (en) | Mute circuit and BTL audio amplifier apparatus | |
JPH0666592B2 (en) | Power amplifier | |
US7489183B2 (en) | Bias control system for a power amplifier | |
US7049891B2 (en) | Amplifier bias enhancement technique | |
WO2007140392A2 (en) | Methods and apparatus to provide slew enhancement for low power amplifiers | |
US8803601B2 (en) | Amplifying circuit | |
US10965253B2 (en) | Mute mechanism with reduced pop noise in audio amplifier systems and methods | |
TWI799042B (en) | Audio amplifier circuit and controlling method thereof | |
US20100019820A1 (en) | Digital control system and method | |
JP4053020B2 (en) | BTL audio amplifier for audio IC of small electronic equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |