TWI346873B - A direct memory access controller with dynamic data width adjustment, method thereof, and computer accessible storage media to store program thereof - Google Patents

A direct memory access controller with dynamic data width adjustment, method thereof, and computer accessible storage media to store program thereof

Info

Publication number
TWI346873B
TWI346873B TW096110486A TW96110486A TWI346873B TW I346873 B TWI346873 B TW I346873B TW 096110486 A TW096110486 A TW 096110486A TW 96110486 A TW96110486 A TW 96110486A TW I346873 B TWI346873 B TW I346873B
Authority
TW
Taiwan
Prior art keywords
storage media
memory access
access controller
direct memory
dynamic data
Prior art date
Application number
TW096110486A
Other languages
English (en)
Other versions
TW200839523A (en
Inventor
Yu Shu Chen
Jhen Ji Tu
Chan Hao Chang
Original Assignee
Ind Tech Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Tech Res Inst filed Critical Ind Tech Res Inst
Priority to TW096110486A priority Critical patent/TWI346873B/zh
Priority to US11/829,950 priority patent/US7818476B2/en
Publication of TW200839523A publication Critical patent/TW200839523A/zh
Application granted granted Critical
Publication of TWI346873B publication Critical patent/TWI346873B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
TW096110486A 2007-03-27 2007-03-27 A direct memory access controller with dynamic data width adjustment, method thereof, and computer accessible storage media to store program thereof TWI346873B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW096110486A TWI346873B (en) 2007-03-27 2007-03-27 A direct memory access controller with dynamic data width adjustment, method thereof, and computer accessible storage media to store program thereof
US11/829,950 US7818476B2 (en) 2007-03-27 2007-07-29 Direct memory access controller with dynamic data transfer width adjustment, method thereof, and computer accessible storage media

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW096110486A TWI346873B (en) 2007-03-27 2007-03-27 A direct memory access controller with dynamic data width adjustment, method thereof, and computer accessible storage media to store program thereof

Publications (2)

Publication Number Publication Date
TW200839523A TW200839523A (en) 2008-10-01
TWI346873B true TWI346873B (en) 2011-08-11

Family

ID=39796030

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096110486A TWI346873B (en) 2007-03-27 2007-03-27 A direct memory access controller with dynamic data width adjustment, method thereof, and computer accessible storage media to store program thereof

Country Status (2)

Country Link
US (1) US7818476B2 (zh)
TW (1) TWI346873B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI703501B (zh) * 2018-08-23 2020-09-01 慧榮科技股份有限公司 具有分散式信箱架構的多處理器系統及其溝通方法
US11314674B2 (en) * 2020-02-14 2022-04-26 Google Llc Direct memory access architecture with multi-level multi-striding

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4878166A (en) * 1987-12-15 1989-10-31 Advanced Micro Devices, Inc. Direct memory access apparatus and methods for transferring data between buses having different performance characteristics
US5628026A (en) * 1994-12-05 1997-05-06 Motorola, Inc. Multi-dimensional data transfer in a data processing system and method therefor
US5901100A (en) * 1997-04-01 1999-05-04 Ramtron International Corporation First-in, first-out integrated circuit memory device utilizing a dynamic random access memory array for data storage implemented in conjunction with an associated static random access memory cache
JP3206568B2 (ja) * 1998-10-28 2001-09-10 日本電気株式会社 Ｄｍａ制御方法及び装置

Also Published As

Publication number Publication date
US20080243757A1 (en) 2008-10-02
US7818476B2 (en) 2010-10-19
TW200839523A (en) 2008-10-01

Similar Documents

Publication Publication Date Title
EP2288991B8 (en) Method of storing a data set in a distributed storage system, distributed storage system and computer program product for use with said method
TWI370360B (en) Method, system, and computer program product for storage of data in cache and non-volatile media
DE602008003391D1 (de) Speichersystem sowie Speichermedium zum Speichern eines entsprechenden Speicherverwaltungsprogramm
TWI349193B (en) Method, device, system, and computer readable storage medium for storing data in a multi-bit-cell flash memory
EP2051260B8 (en) Method for writing data in a non volatile memory unit
WO2008132725A3 (en) A method for efficient storage of metadata in flash memory
GB2459839B (en) Management of storage and retrieval of data labels in random access memory
GB0807520D0 (en) Data storage and access
EP2227746A4 (en) SAVE SYSTEM FOR A COMPUTER WITH ONLY DESCRIPTABLE MEMORY DEVICES AND MULTIPLE DESCRIPTIVE MEMORY DEVICES AND METHOD
EP2359248A4 (en) REDUNDANT MEMORIZATION OF DATA FOR A UNIFORM READING LATENCY
IL198253A0 (en) Creating data in a data store using a dynamic ontology
IL195212A0 (en) System, method and computer program for secure access control to a storage device
GB0813147D0 (en) Method for constructing data structure used for proximate particle search, program for the same, and storage medium for storing program
EP2187315A4 (en) METHOD FOR ACCESSING DATA IN FLASH MEMORY AND DATA ACCESS CONTROLLER
EP2201461A4 (en) BLOCK-BASED ACCESS TO DISPERSED DATA STORAGE NETWORK
TWI365385B (en) Managing computer memory in a computing environment with dynamic logical partitioning
GB0800004D0 (en) Game device, computer control method, and information storage medium
EP2342712A4 (en) MASS DATA MEMORY SYSTEM WITH NON-VOLATILE MEMORY MODULES
WO2013028434A3 (en) Memory device readout using multiple sense times
EP1966671A4 (en) METHOD AND SYSTEM FOR ACCESSING AUXILIARY DATA IN A HIGH-CAPACITY, HIGH-PERFORMANCE EVOLUTIONARY STORAGE SYSTEM
HK1144726A1 (zh) 數據存儲介質中改進的伺服設計
WO2010062655A3 (en) Error correction in multiple semiconductor memory units
EP2350840A4 (en) METHOD FOR CHECKING PERFORMANCE PARAMETERS OF A DATA STORAGE AND ACCESS ROUTINE
EP2328194A4 (en) MAGNETIC RECORDING ELEMENT, MAGNETIC STORAGE CELL AND MAGNETIC RAM STORAGE
GB0524260D0 (en) Methods, apparatus and computer programs for managing access to storage