TWI346366B - Method for manufacturing substrate of semiconductor package and structure thereof - Google Patents

Method for manufacturing substrate of semiconductor package and structure thereof

Info

Publication number
TWI346366B
TWI346366B TW096119857A TW96119857A TWI346366B TW I346366 B TWI346366 B TW I346366B TW 096119857 A TW096119857 A TW 096119857A TW 96119857 A TW96119857 A TW 96119857A TW I346366 B TWI346366 B TW I346366B
Authority
TW
Taiwan
Prior art keywords
semiconductor package
manufacturing substrate
substrate
manufacturing
package
Prior art date
Application number
TW096119857A
Other languages
Chinese (zh)
Other versions
TW200849421A (en
Inventor
Chien Hao Wang
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW096119857A priority Critical patent/TWI346366B/en
Publication of TW200849421A publication Critical patent/TW200849421A/en
Application granted granted Critical
Publication of TWI346366B publication Critical patent/TWI346366B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
TW096119857A 2007-06-01 2007-06-01 Method for manufacturing substrate of semiconductor package and structure thereof TWI346366B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW096119857A TWI346366B (en) 2007-06-01 2007-06-01 Method for manufacturing substrate of semiconductor package and structure thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW096119857A TWI346366B (en) 2007-06-01 2007-06-01 Method for manufacturing substrate of semiconductor package and structure thereof

Publications (2)

Publication Number Publication Date
TW200849421A TW200849421A (en) 2008-12-16
TWI346366B true TWI346366B (en) 2011-08-01

Family

ID=44824152

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096119857A TWI346366B (en) 2007-06-01 2007-06-01 Method for manufacturing substrate of semiconductor package and structure thereof

Country Status (1)

Country Link
TW (1) TWI346366B (en)

Also Published As

Publication number Publication date
TW200849421A (en) 2008-12-16

Similar Documents

Publication Publication Date Title
TWI339883B (en) Substrate structure for semiconductor package and manufacturing method thereof
EP2239773A4 (en) Semiconductor chip package and manufacturing method thereof
TWI348229B (en) Packaging structure of chemical compound semiconductor device and fabricating method thereof
TWI365508B (en) Manufacturing method of semiconductor device
TWI366875B (en) Method of manufacturing semiconductor device
EP2144282A4 (en) Method for bonding semiconductor wafers and method for manufacturing semiconductor device
EP2140480A4 (en) Method for manufacturing soi substrate and semiconductor device
EP1986217A4 (en) Method for manufacturing semiconductor substrate
TWI368977B (en) Stacked semiconductor device and method of manufacturing the same
TWI319615B (en) Package substrate and manufacturing method thereof
HK1117270A1 (en) Substrate and method of fabricating the same, and semiconductor device and method of fabricating the same
HK1118379A1 (en) Semiconductor component and method of manufacture
EP2164098A4 (en) Semiconductor package and method for manufacturing the same
EP2366194A4 (en) Semiconductor wafer and method for producing same
TWI370856B (en) Gaas semiconductor substrate and fabrication method thereof
TWI369747B (en) Forming method of electrode and manufacturing method of semiconductor device
EP2360715A4 (en) Method for manufacturing metal laminated substrate for semiconductor element formation and metal laminated substrate for semiconductor element formation
HK1131696A1 (en) Semiconductor component and method of manufacture
EP2267770A4 (en) Semiconductor package and method for manufacturing the same
HK1125739A1 (en) Semiconductor component and method of manufacture
HK1135232A1 (en) Method of forming a semiconductor package and structure therefor
EP2172970A4 (en) Semiconductor package and its manufacturing method
EP2421026A4 (en) Substrate structure for semiconductor device fabrication and method for fabricating the same
TWI368304B (en) Package substrate having embedded semiconductor element and fabrication method thereof
IL195951A0 (en) Semiconductor device and manufacturing method of semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees