TWI339871B - Chip packaging process including simplification and mergence of burn-in test and high temperature test - Google Patents

Chip packaging process including simplification and mergence of burn-in test and high temperature test

Info

Publication number
TWI339871B
TWI339871B TW096137594A TW96137594A TWI339871B TW I339871 B TWI339871 B TW I339871B TW 096137594 A TW096137594 A TW 096137594A TW 96137594 A TW96137594 A TW 96137594A TW I339871 B TWI339871 B TW I339871B
Authority
TW
Taiwan
Prior art keywords
test
mergence
burn
high temperature
process including
Prior art date
Application number
TW096137594A
Other languages
Chinese (zh)
Other versions
TW200917400A (en
Inventor
Li Chih Fang
Wen Jeng Fan
Original Assignee
Powertech Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Powertech Technology Inc filed Critical Powertech Technology Inc
Priority to TW096137594A priority Critical patent/TWI339871B/en
Publication of TW200917400A publication Critical patent/TW200917400A/en
Application granted granted Critical
Publication of TWI339871B publication Critical patent/TWI339871B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92147—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
TW096137594A 2007-10-05 2007-10-05 Chip packaging process including simplification and mergence of burn-in test and high temperature test TWI339871B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW096137594A TWI339871B (en) 2007-10-05 2007-10-05 Chip packaging process including simplification and mergence of burn-in test and high temperature test

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW096137594A TWI339871B (en) 2007-10-05 2007-10-05 Chip packaging process including simplification and mergence of burn-in test and high temperature test

Publications (2)

Publication Number Publication Date
TW200917400A TW200917400A (en) 2009-04-16
TWI339871B true TWI339871B (en) 2011-04-01

Family

ID=44726384

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096137594A TWI339871B (en) 2007-10-05 2007-10-05 Chip packaging process including simplification and mergence of burn-in test and high temperature test

Country Status (1)

Country Link
TW (1) TWI339871B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI398949B (en) * 2009-07-29 2013-06-11 Kingpak Tech Inc Manufacturing method for molding image sensor package structure and image sensor package structure thereof
TWI467589B (en) * 2010-03-31 2015-01-01 First Byte Technology Co Ltd Testing system for a dimm, memory unit for testing, and temperature controlled chip thereof

Also Published As

Publication number Publication date
TW200917400A (en) 2009-04-16

Similar Documents

Publication Publication Date Title
HK1128959A1 (en) Method and device for inspection of liquid articles
EP2109248A4 (en) Method and device for testing consistency of numeric contents
TWI560456B (en) Method of parallel ic test and wafer containing same function dies under test and ic chips containing same function blocks under test
ZA201207096B (en) Thermographic test method and testing device for carrying out the test method
EP2352025A4 (en) Blood-platelet test method and blood-platelet test device
EP2259038A4 (en) Environment temperature measuring method, liquid sample measuring method, and measuring device
GB201110252D0 (en) Device and method for measuring six degrees of freedom
EP2486385A4 (en) Probe and method for obtaining rheological property value
EP2313919A4 (en) Through wafer via and method of making same
EP2271906A4 (en) Apparatus and method for the integrity testing of flexible containers
EP2190279A4 (en) Seed testing method and apparatus
PL2379439T3 (en) Method and inspection device for testing containers
EP2361379A4 (en) An apparatus and process for measuring properties
HK1111460A1 (en) Apparatus and method for temperature measurement
EP2348312A4 (en) Nondestructive test device and nondestructive test method
HK1144838A1 (en) Device and method for measuring mechanical properties of materials
EP2334254A4 (en) Apparatus and methods for testing the polishability of materials
PT2483700T (en) Apparatus for conditioning semiconductor chips and test method using the apparatus
GB0919832D0 (en) Thermal test apparatus and method
GB201205190D0 (en) Testing method and device for coefficient of subgrade reaction test
EP2372752A4 (en) Method and device for measuring temperature during deposition of semiconductor
GB0914365D0 (en) Test speciment and method of manufacturing testing
PL380581A1 (en) Testing method of eye vitality and device for thesting of eye vitality
GB0722311D0 (en) Test results reading method and apparatus
TWI339871B (en) Chip packaging process including simplification and mergence of burn-in test and high temperature test

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees