TWI317063B - Executing checker instructions in redundant multithreading environments - Google Patents

Executing checker instructions in redundant multithreading environments Download PDF

Info

Publication number
TWI317063B
TWI317063B TW094133998A TW94133998A TWI317063B TW I317063 B TWI317063 B TW I317063B TW 094133998 A TW094133998 A TW 094133998A TW 94133998 A TW94133998 A TW 94133998A TW I317063 B TWI317063 B TW I317063B
Authority
TW
Taiwan
Prior art keywords
instruction
trailing
thread
inspection
check
Prior art date
Application number
TW094133998A
Other languages
English (en)
Chinese (zh)
Other versions
TW200634504A (en
Inventor
Shubhendu Mukherjee
Joel Emer
Steven Reinhardt
Christopher Weaver
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of TW200634504A publication Critical patent/TW200634504A/zh
Application granted granted Critical
Publication of TWI317063B publication Critical patent/TWI317063B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1479—Generic software techniques for error detection or fault masking
    • G06F11/1492—Generic software techniques for error detection or fault masking by run-time replication performed by the application software
    • G06F11/1494—N-modular type
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1695—Error detection or correction of the data by redundancy in hardware which are operating with time diversity

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Hardware Redundancy (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
TW094133998A 2004-09-29 2005-09-29 Executing checker instructions in redundant multithreading environments TWI317063B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/953,887 US7353365B2 (en) 2004-09-29 2004-09-29 Implementing check instructions in each thread within a redundant multithreading environments

Publications (2)

Publication Number Publication Date
TW200634504A TW200634504A (en) 2006-10-01
TWI317063B true TWI317063B (en) 2009-11-11

Family

ID=36001038

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094133998A TWI317063B (en) 2004-09-29 2005-09-29 Executing checker instructions in redundant multithreading environments

Country Status (7)

Country Link
US (1) US7353365B2 (enExample)
JP (1) JP4691105B2 (enExample)
CN (1) CN101031887B (enExample)
DE (1) DE112005002370T5 (enExample)
GB (1) GB2430520B (enExample)
TW (1) TWI317063B (enExample)
WO (1) WO2006039595A2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7581152B2 (en) * 2004-12-22 2009-08-25 Intel Corporation Fault free store data path for software implementation of redundant multithreading environments
US7321989B2 (en) * 2005-01-05 2008-01-22 The Aerospace Corporation Simultaneously multithreaded processing and single event failure detection method
US7818744B2 (en) * 2005-12-30 2010-10-19 Intel Corporation Apparatus and method for redundant software thread computation
GB0602641D0 (en) * 2006-02-09 2006-03-22 Eads Defence And Security Syst High speed data processing system
US7444544B2 (en) * 2006-07-14 2008-10-28 International Business Machines Corporation Write filter cache method and apparatus for protecting the microprocessor core from soft errors
US9594648B2 (en) * 2008-12-30 2017-03-14 Intel Corporation Controlling non-redundant execution in a redundant multithreading (RMT) processor
US9081688B2 (en) * 2008-12-30 2015-07-14 Intel Corporation Obtaining data for redundant multithreading (RMT) execution
CN101551764B (zh) * 2009-02-27 2010-11-10 北京时代民芯科技有限公司 基于同步冗余线程与编码技术的抗单粒子效应系统及方法
US9052887B2 (en) 2010-02-16 2015-06-09 Freescale Semiconductor, Inc. Fault tolerance of data processing steps operating in either a parallel operation mode or a non-synchronous redundant operation mode
US9361104B2 (en) * 2010-08-13 2016-06-07 Freescale Semiconductor, Inc. Systems and methods for determining instruction execution error by comparing an operand of a reference instruction to a result of a subsequent cross-check instruction
JP2012208662A (ja) * 2011-03-29 2012-10-25 Toyota Motor Corp マルチスレッド・プロセッサ
WO2014080245A1 (en) 2012-11-22 2014-05-30 Freescale Semiconductor, Inc. Data processing device, method of execution error detection and integrated circuit
AT515341B1 (de) * 2014-01-23 2015-12-15 Bernecker & Rainer Ind Elektronik Gmbh Verfahren zur Überprüfung der Abarbeitung von Software
US9823983B2 (en) 2014-09-25 2017-11-21 Nxp Usa, Inc. Electronic fault detection unit
US10013240B2 (en) * 2016-06-21 2018-07-03 Advanced Micro Devices, Inc. Fingerprinting of redundant threads using compiler-inserted transformation code
US10042687B2 (en) * 2016-08-08 2018-08-07 Advanced Micro Devices, Inc. Paired value comparison for redundant multi-threading operations

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19625195A1 (de) * 1996-06-24 1998-01-02 Siemens Ag Synchronisationsverfahren
JPH1115661A (ja) * 1997-06-26 1999-01-22 Toshiba Corp Ｃｐｕの自己診断方法
US6463579B1 (en) * 1999-02-17 2002-10-08 Intel Corporation System and method for generating recovery code
US6625749B1 (en) * 1999-12-21 2003-09-23 Intel Corporation Firmware mechanism for correcting soft errors
US6640313B1 (en) * 1999-12-21 2003-10-28 Intel Corporation Microprocessor with high-reliability operating mode
US6854051B2 (en) * 2000-04-19 2005-02-08 Hewlett-Packard Development Company, L.P. Cycle count replication in a simultaneous and redundantly threaded processor
US6854075B2 (en) * 2000-04-19 2005-02-08 Hewlett-Packard Development Company, L.P. Simultaneous and redundantly threaded processor store instruction comparator

Also Published As

Publication number Publication date
CN101031887B (zh) 2010-05-26
US7353365B2 (en) 2008-04-01
JP4691105B2 (ja) 2011-06-01
WO2006039595A3 (en) 2006-06-29
DE112005002370T5 (de) 2007-09-20
GB0700979D0 (en) 2007-02-28
WO2006039595A2 (en) 2006-04-13
GB2430520A (en) 2007-03-28
US20060095821A1 (en) 2006-05-04
JP2008515064A (ja) 2008-05-08
TW200634504A (en) 2006-10-01
CN101031887A (zh) 2007-09-05
GB2430520B (en) 2008-10-22

Similar Documents

Publication Publication Date Title
TWI317063B (en) Executing checker instructions in redundant multithreading environments
TWI461912B (zh) 用於交易式記憶體系統中之硬體屬性之記憶體模式
CN111164578B (zh) 核内锁步模式的错误恢复
KR101461378B1 (ko) 동기화 ｓｉｍｄ 벡터
KR101546033B1 (ko) Ｓｍｔ 기계에서 비교 및 전달 명령어를 사용한 안정적 실행
US8180977B2 (en) Transactional memory in out-of-order processors
JP6113705B2 (ja) ロック命令を実行するためのプロセッサ及び装置
US9081688B2 (en) Obtaining data for redundant multithreading (RMT) execution
US7721076B2 (en) Tracking an oldest processor event using information stored in a register and queue entry
CN101681309A (zh) 纠错方法以及运算器
US7543221B2 (en) Method and apparatus for reducing false error detection in a redundant multi-threaded system
CN102103482B (zh) 自适应优化的比较-交换操作
US9594648B2 (en) Controlling non-redundant execution in a redundant multithreading (RMT) processor
JP2005038420A (ja) 特殊ｃｐｕ命令による対象を定めたフォールトトレランス
US9063855B2 (en) Fault handling at a transaction level by employing a token and a source-to-destination paradigm in a processor-based system
US7581152B2 (en) Fault free store data path for software implementation of redundant multithreading environments
US6898738B2 (en) High integrity cache directory
US7478203B2 (en) Technique for eliminating dead stores in a processor
CN101533363B (zh) 引退前-后混合硬件锁定省略(hle)方案

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees