TW594871B - Method of etching a metal line - Google Patents

Method of etching a metal line Download PDF

Info

Publication number
TW594871B
TW594871B TW92113824A TW92113824A TW594871B TW 594871 B TW594871 B TW 594871B TW 92113824 A TW92113824 A TW 92113824A TW 92113824 A TW92113824 A TW 92113824A TW 594871 B TW594871 B TW 594871B
Authority
TW
Taiwan
Prior art keywords
layer
metal wire
metal
scope
etching
Prior art date
Application number
TW92113824A
Other languages
Chinese (zh)
Other versions
TW200426936A (en
Inventor
Chun-Feng Nieh
Ching-Fan Wang
Fung-Hsu Cheng
Zhen-Long Chen
Original Assignee
Silicon Integrated Sys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Integrated Sys Corp filed Critical Silicon Integrated Sys Corp
Priority to TW92113824A priority Critical patent/TW594871B/en
Application granted granted Critical
Publication of TW594871B publication Critical patent/TW594871B/en
Publication of TW200426936A publication Critical patent/TW200426936A/en

Links

Abstract

A method of etching a metal line. A substrate with a metal layer to be etched is provided, on which an amorphous carbon doped layer is formed over the metal layer by plasma enhanced chemical vapor deposition (PECVD). A resist layer is formed over the amorphous carbon doped layer, and the resist layer is patterned to define a resist mask. The amorphous carbon doped layer is etched to define a hardmask, the resist mask is stripped, and the metal layer not covered by the hardmask is etched to form a metal line for forming an interconnect.

Description

594871 五、發明說明(1) 【發明所屬之技術領域】 本發明係有關於一種半導體晶片的後段製程,特別係 有關一種以一非晶碳植入層(amorphous carbon doped layer)作為硬罩幕來蝕刻金屬導線的方法。 【先前技術】594871 V. Description of the invention (1) [Technical field to which the invention belongs] The present invention relates to a back-end process of a semiconductor wafer, and particularly relates to an amorphous carbon doped layer as a hard cover. Method for etching metal wires. [Prior art]

在半導體晶片的後段(back end of 1 ine ; BE0L)製程 中’在晶片中加上連接各元件與各層所需要的金屬系統的 製程’稱為金屬化製程。上述的金屬化製程係包含形成/ w電貝層覆蓋一半導體基板、平坦化並圖形化上述介電質 層以形成溝槽及/或介層窗、以及填充上述溝槽及/或介層 ®以形成導線及/或介層窗插塞。然後執行一化學機械研 磨(chemical mechanical polishing)製程將上述半導體 基板的表面作平坦化處理。 發展一具有高電子元件與内連線積集度、小尺寸、且 功能強大的半導體晶片是目前的當務之急,意味著上述的 内連線需要一線寬小於〇· 18 nm (〇· 18 //m)的金屬導線。 而在130 urn (0.13//m)以下的製程設計準則(design ruleIn the process of back end of 1 ine (BE0L) of a semiconductor wafer, a process of 'adding a metal system required to connect each element and each layer to the wafer' is called a metallization process. The metallization process described above includes forming a w / electric layer to cover a semiconductor substrate, planarizing and patterning the dielectric layer to form a trench and / or interlayer window, and filling the trench and / or interlayer®. To form wires and / or via plugs. A chemical mechanical polishing process is then performed to planarize the surface of the semiconductor substrate. The development of a semiconductor chip with a high degree of integration of electronic components and interconnects, small size, and powerful functions is an urgent task at present, which means that the interconnects described above need a line width of less than 0 · 18 nm (〇 · 18 // m ) Of metal wire. And design rules below 130 urn (0.13 // m)

)中最關鍵的因素,是以一微影製程定義上述金屬導線的 解析能力。在130 nm (0· 13 "m)以下的微影製程所使用的 光源係波長為不大於248 nm的深紫外線雷射,而# 八 電質抗反射層(dielectric anti-refiectiQn CQating DARC)與一厚度較薄的阻劑層之組合可以有效地增加微$ 製程中的小尺寸控制能力,並能夠提供所需要的解析度The most critical factor in) is to define the analytical capability of the above metal wires in a lithographic process. The light source used in the lithography process below 130 nm (0.13 " m) is a deep ultraviolet laser with a wavelength of not more than 248 nm, and # 八 电 电 防 反 层 (dielectric anti-refiectiQn CQating DARC) and The combination of a thinner resist layer can effectively increase the small size control ability in the micro process, and can provide the required resolution

594871594871

然而,傳統的合屬M , A t 微影製程中所使:=A1、Ti、與Τι”,與深… selectivity):太:诏材料的蝕刻選擇比(etch 層來蝕刻金屬導線 而不足以單獨使用厚度較薄的阻劑 質,:T能ί::沉積-較能耐受餘刻的物 etchins ;RTF、主 Χ 如反應離子蝕刻(reactive i〇n r · 時發揮其功能之外,並且能夠在圖形化 (Patterning)時提供較佳的抗反射性。硬罩& 豆在反庫鏟孚^ *丨丄 硬旱奉材枓’因為 屬層上沉積較薄的厚度,並因此可 述金 阻劑罩幕將其圖形化。 更谷易地使用較薄的 【發明内容】 有鉍於此,本發明的主要目的係提供— 蝕刻方法,用以在半導體後段製程中, 、,導線的 的製程蝕刻一金屬導線。 或更小 為達成本發明之上述目的,本發 線的蝕刻方法,包括下列步驟:提供一基/、一種金屬導 有-金屬㉟;於上述金屬層上形成一非曰:直士J基板具 (amorphous carbon doped layer);於上述 曰 θ 上形成一阻劑層;圖形化上述阻劑層來定^ 2曰曰奴植入層 蝕刻上述非晶碳植入層中未被上述阻劑罩幕,劑罩幕; 在上述非晶碳植入層定義一硬罩幕;剝除、i的σ卩份而 以及钱刻上述金屬層未被該硬罩幕覆蓋的迷阻劑罩幕; 。丨份,以形成一However, the traditional combination is M, At t lithography process: = A1, Ti, and Ti ", and deep ... selectivity): too: the material's etching selectivity ratio (etch layer to etch metal wires is not enough) Use a thinner resist material alone :: T energy :: deposition-more able to withstand the remaining material etchins; RTF, the main X such as reactive ion etching (reactive i〇nr · in addition to its function, and Can provide better anti-reflective properties during patterning. Hard cover & beans in anti-cooking shovel ^ * 丨 丄 Hard dry materials 枓 'because the thin layer is deposited on the metal layer, and therefore can be described A gold resist mask patterned it. It is easier to use a thinner. [Summary of the Invention] Bismuth is here. The main purpose of the present invention is to provide an etching method, which is used in the semiconductor back-end process. A process for etching a metal wire or less. In order to achieve the above-mentioned object of the present invention, the method for etching a hairline includes the following steps: providing a base /, a metal conductor-metal hafnium; and forming a non-metal on the metal layer. Said: Zhishi J substrate with (amorphous carbon doped laye r); forming a resist layer on the above-mentioned θ; patterning the above-mentioned resist layer to determine ^ 2 said that the slave implanted layer is etched in the amorphous carbon implanted layer without the above-mentioned resist mask, agent mask ; Define a hard mask on the amorphous carbon implant layer; strip, σ 卩 of i, and the engraved resist mask that the metal layer is not covered by the hard mask; One

W4871W4871

金屬導線。 為了讓本奄明之上述和其他目的、特徵、和優點能更 明顯易懂’下文特舉一較佳實施例,i配合所附圖示,作 詳細說明如下: 【實施方式】 ^请參考第1〜8圖,為一系列之剖面圖,係顯示本發明 車乂佳貫施例中以0 · 1 3 // m或更小的製程蝕刻一金屬層的步 驟。本發明之金屬導線的蝕刻方法係包含形成一非晶碳植 入層(amorphous carbon doped layer)作為硬罩幕來在上 述金屬層中形成一金屬内連線。 首先’在第1圖中係提供一具有元件區(未繪示於圖 面)的基板1〇〇,基板1〇〇更可能包含一未完成的内連線(未 繪示於圖面)於上述元件區之上。由於上述的元件區與未 完成的内連線並非本發明之重要特徵,因此並未繪示於圖 面上來作詳細的敘述,以免在描述本發明時失焦。一金屬 層110例如具有一 Ti/TiN層110c層疊於一 A1層ll〇b上、而 A1層ll〇b層疊於一 Ti/TiN層ll〇a上的層疊結構的金屬層係 沉積於基板100之上;而在製程世代走向0.18 Am或更小 時,在金屬層110的層疊結構中,Ti/TiN層110a的厚度通 常為200A〜1000A,A1層110b的厚度通常為3000A〜8000 A,Ti/TiN層110c的厚度通常為25 0 A〜1 0 0 0 A,且A1層 110b通常更包含約0·5個重量百分比的濃度的Cu。 接下來,請參考第2圖,以電漿增益化學氣相沉積Metal wires. In order to make the above and other objects, features, and advantages of the present invention more comprehensible, a preferred embodiment is given below, and i is described in detail with the accompanying drawings as follows: [Embodiment] ^ Please refer to Section 1 Figures 8 to 8 are a series of cross-sectional views showing the steps of etching a metal layer by a process of 0 · 1 3 // m or less in the embodiment of the car body of the present invention. The etching method of the metal wire of the present invention includes forming an amorphous carbon doped layer as a hard mask to form a metal interconnect in the metal layer. Firstly, in the first figure, a substrate 100 with a component area (not shown in the drawing) is provided. The substrate 100 may moreover include an unfinished interconnect (not shown in the drawing) in Above the element area. Since the above-mentioned component area and unfinished interconnects are not important features of the present invention, they are not shown in the drawings for detailed description, so as not to lose focus when describing the present invention. A metal layer 110, for example, a metal layer having a stacked structure in which a Ti / TiN layer 110c is stacked on an A1 layer 110b, and an A1 layer 110b is stacked on a Ti / TiN layer 110a is deposited on the substrate 100. In the generation process of 0.18 Am or less, in the layered structure of the metal layer 110, the thickness of the Ti / TiN layer 110a is usually 200A to 1000A, and the thickness of the A1 layer 110b is generally 3000A to 8000 A. Ti / The thickness of the TiN layer 110c is usually 25 0 A to 100 A, and the A1 layer 110b usually further contains Cu at a concentration of about 0.5 weight percent. Next, refer to Figure 2 for plasma gain chemical vapor deposition

(plasma enhanced chemical vapor deposition ; PECVD)(plasma enhanced chemical vapor deposition; PECVD)

594871 五、發明說明(4) 法’將一厚度為3 〇 0 A〜1 〇 〇 〇 A的非晶碳植入層1 2 0形成於 金屬層110之上。在上述PECVD法中,係以一^%氣體作為 前驅物(precursor),以一頻率為3 80 KHZ〜13.56 MHZ的射 頻電場將上述& He氣體離子化後;在3 〇 〇。〇〜4 0 0 °C的溫度 下,使已離子化的;5炭粒子轟擊金屬層11〇,以在金屬層11〇 上形成非晶碳植入層1 2 〇。請注意非晶碳植入層i 2 〇亦可在 以下的圖形化步驟中作為一抗反射層。594871 V. Description of the invention (4) Method ′ An amorphous carbon implanted layer 12 having a thickness of 300 A to 100 A is formed on the metal layer 110. In the above PECVD method, a ^% gas is used as a precursor, and the & He gas is ionized with a radio frequency electric field having a frequency of 3 80 KHZ to 13.56 MHZ; at 300. At a temperature of 0 to 400 ° C, the ionized material was made; 5 carbon particles bombarded the metal layer 11 to form an amorphous carbon implanted layer 12 on the metal layer 11. Please note that the amorphous carbon implanted layer i 2 0 can also be used as an anti-reflection layer in the following patterning steps.

接下來’請參考第3圖,阻劑層1 3 0係以例如旋轉塗佈 法等方法形成於非晶碳植入層丨2 〇上。視需要可在阻劑層 130之頂層或底層形成一抗反射層丨36 ;抗反射層136可與 非晶碳植入層1 2 0 —起在以下的圖形化的過程中減少光的 反射。而在本發明之較佳實施例中,抗反射層丨3 6係位於 阻劑層1 3 0之底層。 一接下來,請參考第4圖,以一波長為不大於248 nm的 光源例如為一深紫外線雷射光束圖形化阻劑層丨3 〇,形成 阻劑層開口 1 3 4並形成阻劑罩幕丨3 2。其中阻劑罩幕丨3 2係 在钱刻抗反射層1 3 6與非晶碳植入層丨2 〇時作為罩幕之用。Next, please refer to FIG. 3, the resist layer 130 is formed on the amorphous carbon implantation layer 20 by a method such as a spin coating method. If necessary, an anti-reflection layer 36 may be formed on the top or bottom layer of the resist layer 130; the anti-reflection layer 136 may reduce the light reflection in the following patterning process together with the amorphous carbon implant layer 120. In a preferred embodiment of the present invention, the anti-reflection layer 36 is located on the bottom layer of the resist layer 130. Next, please refer to FIG. 4, pattern a resist layer with a light source having a wavelength of not more than 248 nm, for example, a deep ultraviolet laser beam, and form a resist layer opening 1 3 4 and form a resist cover. Act 丨 3 2. Among them, the resist mask 3 2 is used as a mask when the anti-reflection layer 1 36 and the amorphous carbon implant layer 2 200 are carved.

接下來,請參考第5圖,以一含氧電漿蝕刻阻劑層開 口 134下方的抗反射層136與非晶碳植入層丨2(),形成硬罩 幕開口 1 24 ;而未被蝕刻的非晶碳植入層丨2〇則成為硬罩幕 122,而在蝕刻硬罩幕開口124下方未被硬罩幕122遮蔽的 金屬層110時’作為硬罩幕之用。 接下來,請參考第6圖,將阻劑罩幕丨32剝除,以曝露 出硬罩幕1 2 2。Next, referring to FIG. 5, an anti-reflection layer 136 and an amorphous carbon implant layer 丨 2 () are etched with an oxygen-containing plasma to etch the resist layer opening 134 to form a hard mask opening 1 24; The etched amorphous carbon implantation layer 20 becomes a hard mask 122, and is used as a hard mask when the metal layer 110 under the hard mask opening 124 that is not covered by the hard mask 122 is etched. Next, referring to Figure 6, peel off the resist mask 丨 32 to expose the hard mask 1 2 2.

594871 五、發明說明(5) 接下來’請參考第7圖,在1〇 〜150 πιΤ的氣壓、以 100瓦1500瓦的功率’以反應離子餘刻i〇n etching ; RIE),使用氧氣(〇2)、氮氣(n2)、或含氟氣體例 如CF4蝕刻金屬層110中在硬罩幕開口 124下方、未被硬罩幕 1 2 2覆盍的部份。在蝕刻金屬層丨丨〇時,抗反射層丨3 6亦被 移除’而硬罩幕層1 2 2即發揮其作為蝕刻罩幕的功能,將 一線寬為0.13/zm或更小的預定圖形轉移至金屬層11〇,而 形成一具有0· 13 //m或更小的線寬的金屬導線丨12。 隶後’請參考第8圖,以氧氣將硬罩幕1 2 2灰化 (ashing),以暴露出金屬層112。 與習知技術比較,本發明的優點係可以降低在金屬導 線的線寬以形成一高密度的金屬内連線。本發明係可以將 上述在金屬導線的線寬降低至0.13 以下,係達成上述 本發明之主要目的。 ; 雖然本發明已以較佳實施例揭露如上,然其並非用以 限定本發明,任何熟習此技藝者,在不脫離:發明之籽= 和範圍内,當可作些許之更動與潤飾,因此本發明之= 範圍當視後附之申請專利範圍所界定者為準。 μ "594871 V. Description of the invention (5) Next, 'Please refer to FIG. 7, at a pressure of 10 to 150 πT, at a power of 100 watts and 1500 watts, and react with ion etching i oon etching; RIE), using oxygen ( 〇2), nitrogen (n2), or a fluorine-containing gas such as CF4 etches the portion of the metal layer 110 below the hard mask opening 124 without being covered by the hard mask 1 2 2. When the metal layer is etched, the anti-reflection layer 丨 3 6 is also removed ', and the hard mask layer 1 2 2 performs its function as an etching mask, and a line width of 0.13 / zm or less is predetermined. The pattern is transferred to the metal layer 11 and a metal wire 11 with a line width of 0.13 // m or less is formed. Please refer to FIG. 8, and ashing the hard mask 1 2 2 with oxygen to expose the metal layer 112. Compared with the conventional technology, the advantage of the present invention is that the line width of the metal wires can be reduced to form a high-density metal interconnect. The present invention can reduce the line width of the above-mentioned metal wire to less than 0.13, and achieves the above-mentioned main object of the present invention. ; Although the present invention has been disclosed as above with a preferred embodiment, it is not intended to limit the present invention. Any person skilled in this art, without departing from: the seed of the invention = and the scope, can make some changes and retouching, so The scope of the invention = shall be determined by the scope of the attached patent application. μ "

594871 圖式簡單說明 第卜8圖為一系列之剖面圖,係顯示本發明較佳實施 例中以0 · 1 3 // m或更小的製程蝕刻一金屬導線的步驟。 符號說明 I 0 0〜基板; II 0〜金屬層; 110a〜Ti/TiN 層; 110b〜A1 層; 110c〜Ti/TiN 層; 11 2〜金屬導線; 1 2 0〜非晶碳植入層; 1 2 2〜硬罩幕; 1 3 0〜阻劑層; 132〜阻劑罩幕; 1 3 6〜抗反射層。594871 Brief Description of Drawings Fig. 8 is a series of cross-sectional views showing the steps of etching a metal wire by a process of 0 · 1 3 // m or less in the preferred embodiment of the present invention. Symbol description I 0 0 ~ substrate; II 0 ~ metal layer; 110a ~ Ti / TiN layer; 110b ~ A1 layer; 110c ~ Ti / TiN layer; 11 2 ~ metal wire; 1 2 0 ~ amorphous carbon implant layer; 1 2 2 ~ hard mask; 1 3 0 ~ resist layer; 132 ~ resist mask; 1 3 6 ~ anti-reflection layer.

0702-9452twf(nl) ; 91Ρ54Π i dwwang.ptd 第11頁0702-9452twf (nl); 91Ρ54Π i dwwang.ptd page 11

Claims (1)

594871594871 六、申請專利範圍 1 · 一種金屬導線的钱刻方法’包括下列步驟: 提供一基板,該基板具有一金屬層; 於該金屬層上形成一非晶碳植入層(amorphous carbon doped layer); 於該非晶破植入層上形成一阻劑層; 圖形化該阻劑層來定義/卩且劑罩幕; 餘刻該非晶碳植入層中未被該阻劑罩幕覆蓋的部份而 在該非晶碳植入層定義一硬罩幕; 剝除該阻劑罩幕;以及6. Scope of patent application 1. A method for engraving a metal wire, including the following steps: providing a substrate having a metal layer; forming an amorphous carbon doped layer on the metal layer; A resist layer is formed on the amorphous broken implant layer; the resist layer is patterned to define / encapsulate the mask; at the moment, the portion of the amorphous carbon implant layer that is not covered by the resist mask is Defining a hard mask on the amorphous carbon implant layer; stripping the resist mask; and 餘刻該金屬層未被該硬罩幕覆蓋的部份,以形成—金 屬導線。 ~ 2 ·如申請專利範圍第1項所述之金屬導線的蝕刻方 法’更包含在該金屬導線形成之後灰化(a s h i n g )該硬罩 幕,以暴露該金屬導線。 3 ·如申請專利範圍第1項所述之金屬導線的蝕刻方 法,其中該金屬層更包含一第一 Ti/TiN層、一A1層、與— 第二Ti/TiN層,其中該A1層係於該第一 Ti/TiN層上,且該 第二Ti/TiN層係於該A1層上。 4 ·如申請專利範圍第3項所述之金屬導線的蝕刻方 法,其中該A1層更包含大體為〇· 5個重量百分比的濃度的 _ Cu 〇 5 ·如申請專利範圍第3項所述之金屬導線的蝕刻方 法,其中該第一 Ti/TiN層的厚度為200A〜1000A、該A1層 的厚度為3000A〜8000A、該第二Ti/TiN層的厚度為250The part of the metal layer that is not covered by the hard cover is formed at a later time to form a metal wire. ~ 2 · The method of etching a metal wire according to item 1 of the scope of patent application 'further includes ashing (as h i n g) the hard mask after the metal wire is formed to expose the metal wire. 3. The method for etching a metal wire as described in item 1 of the scope of the patent application, wherein the metal layer further includes a first Ti / TiN layer, an A1 layer, and a second Ti / TiN layer, wherein the A1 layer is On the first Ti / TiN layer, and the second Ti / TiN layer is on the A1 layer. 4 · The method for etching a metal wire as described in item 3 of the scope of patent application, wherein the A1 layer further comprises _ Cu 〇5 with a concentration of approximately 0.5 weight percent. · As described in item 3 of the scope of patent application A method for etching a metal wire, wherein the thickness of the first Ti / TiN layer is 200A to 1000A, the thickness of the A1 layer is 3000A to 8000A, and the thickness of the second Ti / TiN layer is 250 594871 六、申請專利範圍 A〜1 00 0 A 6 ·如申明專利範圍苐1項所述之金屬導線的姓刻方法 ’其中該非晶碳植入層的厚度為3 〇 〇 a〜;[〇 〇 〇 A。 7 ·如申請專利範圍第1項所述之金屬導線的钱刻方法 更包含在形成該非晶碳植入層之後,形成一抗反射層。 8 ·如申請專利範圍第1項所述之金屬導線的餘刻方法 ’其中該阻劑罩幕係以一波長為不大於248 nm的光源來圖 形化该阻劑層而形成。 9 · 一種金屬導線的蝕刻方法,包括下列步驟:594871 VI. Application for patent scope A ~ 100 0 A 6 · The method of engraving the metal wire described in item 1 of the declared patent scope 'where the thickness of the amorphous carbon implantation layer is 3 00a ~; [〇〇 〇A. 7. The method of engraving a metal wire as described in item 1 of the scope of patent application, further comprising forming an anti-reflection layer after forming the amorphous carbon implanted layer. 8 · The method of engraving a metal wire as described in item 1 of the scope of the patent application, wherein the resist mask is formed by patterning the resist layer with a light source having a wavelength of not more than 248 nm. 9 · A method for etching a metal wire, including the following steps: 提供一基板,該基板具有一金屬層,其中該金屬層更 包含一第一 Ti/TiN層、一A1層、與一第二Ti/TiN層,其中 該A1層係於該第一 Ti/TiN層上,且該第二Ti/TiN層係於該 A1層上; 於該金屬層上形成一非晶碳植入層(amorphous carbon doped layer); 於該非晶碳植入層上形成一阻劑層; 圖形化該阻劑層來定義一限劑罩幕; 蝕刻該非晶碳植入層中未被該阻劑罩幕覆蓋的部份而 在该非晶礙植入層定義一硬罩幕, 剝除該阻劑罩幕; _ 蝕刻該金屬導線未被該硬覃I覆蓋的部份,以形成一 金屬導線;以及 灰化(ashing)該硬罩幕,以暴露該金屬導線。 1 0 ·如申請專利範圍第9項所述之金屬導線的蝕刻方A substrate is provided. The substrate has a metal layer. The metal layer further includes a first Ti / TiN layer, an A1 layer, and a second Ti / TiN layer. The A1 layer is based on the first Ti / TiN. Layer, and the second Ti / TiN layer is on the A1 layer; an amorphous carbon doped layer is formed on the metal layer; a resist is formed on the amorphous carbon implanted layer Layer; patterning the resist layer to define a limiter mask; etching a portion of the amorphous carbon implant layer not covered by the resist mask and defining a hard mask on the amorphous barrier implant layer, Peel off the resist mask; _ etch the portion of the metal wire not covered by the hard wire I to form a metal wire; and ashing the hard mask to expose the metal wire. 1 0 · Etching method of metal wire as described in item 9 of the scope of patent application 0702-9452twf(nl) ; 91Ρ54Π » dwwang.ptd 第13貢 594871 六、申請專利範圍 法’其中該第一以/丁』層的厚度為200及〜10〇〇厶、該八1層 的厚度為3000 A〜8〇〇〇 a、該第二Ti/TiN層的厚度為25() A 〜1 〇〇〇 A 〇 1 1 ·>如申清專利範圍第9項所述之金屬導線的蝕刻方法 ,其中該非晶碳植入層的厚度為3〇〇 A〜1〇〇〇 A。 更包含在形成該非晶 舌7 ·人如申清專利範圍第9項所述之金屬導線的蝕刻方法 13.如 形化該阻劑層而形成 I3,如申請專利範圍 其中該阻劑罩幕係以_ 晶碳植入層之後’形成一抗反射層。 ^圍第9項所述之金屬導線的餘刻方法 以一波長為不大於248 nm的光源來圖0702-9452twf (nl); 91P54Π »dwwang.ptd No. 13 tribute 594871 Six, the scope of the patent application method 'wherein the thickness of the first layer is 200 and ~ 100, the thickness of the 81 layer is 3000 A to 8000a, and the thickness of the second Ti / TiN layer is 25 (A) to 10,000A 〇1 1 · > Etching of the metal wire as described in item 9 of the patent application The method, wherein the thickness of the amorphous carbon implantation layer is 300 A to 1000 A. It also includes the method of forming the amorphous tongue7. The method of etching the metal wire as described in item 9 of the scope of the patent application 13. If the resist layer is shaped to form I3, the scope of the patent application where the resist mask system After implanting the layer with crystalline carbon, an anti-reflection layer is formed. ^ The method of encircling the metal wire described in item 9 with a light source with a wavelength of 248 nm or less
TW92113824A 2003-05-22 2003-05-22 Method of etching a metal line TW594871B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW92113824A TW594871B (en) 2003-05-22 2003-05-22 Method of etching a metal line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW92113824A TW594871B (en) 2003-05-22 2003-05-22 Method of etching a metal line

Publications (2)

Publication Number Publication Date
TW594871B true TW594871B (en) 2004-06-21
TW200426936A TW200426936A (en) 2004-12-01

Family

ID=34076185

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92113824A TW594871B (en) 2003-05-22 2003-05-22 Method of etching a metal line

Country Status (1)

Country Link
TW (1) TW594871B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8748323B2 (en) 2008-07-07 2014-06-10 Macronix International Co., Ltd. Patterning method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8748323B2 (en) 2008-07-07 2014-06-10 Macronix International Co., Ltd. Patterning method

Also Published As

Publication number Publication date
TW200426936A (en) 2004-12-01

Similar Documents

Publication Publication Date Title
JP3957319B2 (en) Method for etching a semiconductor wafer
TW494479B (en) Manufacturing method of semiconductor integrated circuit devices and semiconductor integrated circuit devices
US6291137B1 (en) Sidewall formation for sidewall patterning of sub 100 nm structures
US6841844B2 (en) Air gaps copper interconnect structure
US7199429B2 (en) Semiconductor device having an organic anti-reflective coating (ARC) and method therefor
TW200534390A (en) System and method for removal of photoresist and residues following contact etch with a stop layer present
TW201735114A (en) Single platform, multiple cycle spacer deposition and etch
TW200913015A (en) Methods for device fabrication using pitch reduction and associated structures
KR100414506B1 (en) Dry etching method and method of manufacturing a semiconductor device
US11837471B2 (en) Methods of patterning small features
TWI301296B (en) Method for fabricating a hard mask polysilicon gate
US6271115B1 (en) Post metal etch photoresist strip method
TWI253101B (en) Method for manufacturing semiconductor device
US20040166691A1 (en) Method of etching a metal line
JP4401023B2 (en) Deep submicron metallization using deep ultraviolet photoresist
WO2007116964A1 (en) Semiconductor device and its manufacturing method, dry etching method, method for preparing wiring material, and etching apparatus
US7297607B2 (en) Device and method of performing a seasoning process for a semiconductor device manufacturing apparatus
CN108231759B (en) Semiconductor structure
US6399508B1 (en) Method for metal etch using a dielectric hard mask
JPWO2007043634A1 (en) Manufacturing method of multilayer wiring
US6133145A (en) Method to increase the etch rate selectivity between metal and photoresist via use of a plasma treatment
TW594871B (en) Method of etching a metal line
TW200523689A (en) A nitrous oxide stripping process for organosilicate glass
US6703304B1 (en) Dual damascene process using self-assembled monolayer and spacers
US20050106856A1 (en) Dual damascene process flow for porous low-k materials

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees