TW561416B - Electric peripheral card with dynamic memory configuration - Google Patents
Electric peripheral card with dynamic memory configuration Download PDFInfo
- Publication number
- TW561416B TW561416B TW90127354A TW90127354A TW561416B TW 561416 B TW561416 B TW 561416B TW 90127354 A TW90127354 A TW 90127354A TW 90127354 A TW90127354 A TW 90127354A TW 561416 B TW561416 B TW 561416B
- Authority
- TW
- Taiwan
- Prior art keywords
- memory
- controller
- dynamic memory
- peripheral card
- data
- Prior art date
Links
Landscapes
- Credit Cards Or The Like (AREA)
Abstract
Description
561416 經濟部智慧財產局員工消費合作社印製 A7 -------- B7_____五、發明說明(I ) 【本發明之領域】 本發明係有關一種電子周邊卡,尤指一種具有動態記 憶體配置之電子周邊卡。 【本發明之背景】 按,Ik著電子科技之進步,各類電子裝置已愈趨小型 化,例如,筆記型(Notebook )電腦、掌上型(Palm ) 電腦或是個人數位助理(PDA)等,此種小型之電子裝置 由於可隨身攜帶且具有強大之運算處理能力,因此,可提 供使用者極大之便利性,然而,由於體積小,故一般此種 小型電子裝置僅設置有基本之處理電路,對於其他額外之 電路模組,例如,附加記憶體、數據機、區域網路卡等, 則係以插接對應之小型€子周邊卡來實現相關之功能,而 此種電子周邊卡亦可插接於個人電腦上以進行資料之交換 或儲存等。 #傳統上,此種電子周邊卡係由控制晶片與相關資料處 里模、、且所構成,如第i圖所示為一記憶卡1 〇之電路結構, 其包括一控制晶片1 1及一例如為快閃記憶體之資料儲存媒 心模、且1 2,其中,由於控制晶片1 1需控制所連接之電腦 裝置19 (如卡片謂取機、usb裝置、個人電腦等)與資 料:存媒體模、组12間之資料傳遞,且快閃記憶體之資料二 ^需包括抹除及寫入動作,另在與電腦裝置19之介面上,、 尚可此需保存有卡片之相關資訊,例如P C M CIA用之卡片 :貝口凡名口構(Card Information Structure,CIS), . ·— (請先閲讀背面之注意事項寫本頁) . .線· 因561416 Printed A7 by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs -------- B7_____ V. Description of the Invention (I) [Field of the Invention] The present invention relates to an electronic peripheral card, especially a dynamic memory card. Electronic peripheral card with body configuration. [Background of the invention] According to Ik's progress in electronic technology, various types of electronic devices have become more and more miniaturized, such as notebook computers, palm computers, or personal digital assistants (PDAs). Such small electronic devices can provide users with great convenience because they can be carried around and have powerful computing and processing capabilities. However, due to their small size, such small electronic devices are generally provided with only basic processing circuits. For other additional circuit modules, such as additional memory, modems, LAN cards, etc., the corresponding small peripheral cards are connected to achieve related functions, and this electronic peripheral card can also be inserted Connected to a personal computer for data exchange or storage. #Traditionally, this type of electronic peripheral card is composed of a control chip and related materials. As shown in the figure i, the circuit structure of a memory card 10 includes a control chip 11 and a For example, the flash memory is used to store the media core module, and 12; among them, since the control chip 11 needs to control the connected computer device 19 (such as card reader, USB device, personal computer, etc.) and data: Data transfer between the media module and group 12, and flash memory data 2 ^ need to include erasing and writing actions, and on the interface with the computer device 19, it is still necessary to save relevant information about the card, For example, the card used by PCM CIA: 口 口 名 名 口 构 (Card Information Structure, CIS), · · (Please read the precautions on the back first to write this page).
本紙張尺^ (210 χ 297 公釐) 561416 A7 五、發明說明(夕) 此在4二制卯片1 1内必需包括有提供資料傳輸的緩衝用之 雙琿(dual-port)靜態隨機存取記憶區塊ln、存放記 憶卡之 CIS 的 CIS (Card InfGrmati()n strueture)記憶 區塊112、提用微處理器運算用之暫存器記憶區塊⑴、 及提用微處理器資料存放用之資料記憶區塊!工4等不同之 記憶體。 由於控制晶片11中存在如此多之記憶體,且每一記憶 體都需有自己的解碼電路,因此,其在晶片中所佔用之空 間極大,而不利於電子周邊卡之小型化及成本之降低,而 有予以改進之必要。 訂 發明人爰因於此,本於積極發明之精神,亟思一種可 以解決上述問題之「具有動態記憶體配置之電子周邊 卡」,幾經研咒實驗終至完成此項新穎進步之發明。 【本發明之概述】 線 、本發明之主要目的係在提供一種具有動態記憶體配置 之電子周邊卡,其僅使用一塊可動態調整區塊大小及功用 之記憶體以減少所佔用之面積。 經 濟 部 智 慧 財 產 局 員 工 消 費 合 作 社 印 製 本發明 < 另一目的係在提供一種具有動態記憶體配置 之電子周邊卡,其所提供之可動態調整區塊大小及功用的 記憶體可由晶片中之任何控制器隨時存取,不需要相互等 待,且多個控制器可同時存取同一記憶體。 為達前述之目的,本發明之具有動態記憶體配置之電 子周邊卡包括:一記憶體;一動態記憶體控制器,連接於 ^紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱) 561416 A7 五、發明說明(^ ) 該記憶體,該動態記憶體控制器具有第一、第二及第二 底暫存器,以及一選擇裝置;—第—dma控制器,^ 於孩動^己憶體控制器,該第一DMA控制器之輸出位址 係與β第-基底暫存器之値相加,以供對該記憶體進行資 料存取;-微控制器,連接於該動態記憶體控制器,該微 控制器之輸出位址係與該第二基底暫存器之値相加,以供 對該記憶體進行資料存取;以及,一第二dma控制^ 連接於該動態記憶體控制器,該第二DMA控制器之輸出 ^址係與該第三基底暫存器之値相加,以對該記憶體進行 資料存取,其中,當該微控制器或該第―、第二DMA控 制器發出對該記憶體之存取要求時,該動態記憶體控制器 依據存取要求之順序,使該選擇裝置選擇其中之一,以存 取該記憶體。 子 、由於本發明設計新穎,能提供產業上利用,且確有增 進功效,故依法申請專利。 為使貴審查委員能進一步瞭解本發明之結構、特徵 及其目的,兹附以圖式及較佳具體實施例之詳細説明二 后: 【圖式簡單説明】 第1圖:係為一習知之記憶卡的結構圖。 第2圖:係為本發明之具有動態記憶體配置之電子周邊卡 的結構圖。 本紙張尺度適用中國园家標準(CNS)A4規格⑽χ 297公爱 I ^----:---------裝--- (請先閱讀背面之注意事項寫本頁) 訂: -丨線- 經濟部智慧財產局員工消費合作社印製 561416 A7This paper ruler ^ (210 χ 297 mm) 561416 A7 V. Description of the invention (evening) This must include dual-port static random storage for buffering for data transmission in 1 2 Take the memory block ln, the CIS (Card InfGrmati () n strueture) memory block 112 of the CIS storing the memory card, the temporary memory block ⑴ for the microprocessor operation, and the microprocessor data storage Use data to memorize blocks! 4 different memory. Because there are so many memories in the control chip 11, and each memory needs its own decoding circuit, the space occupied by the chip is extremely large, which is not conducive to the miniaturization of the electronic peripheral card and the reduction of costs And it is necessary to improve it. Because of this, the inventor, based on the spirit of active invention, urgently thought of an "electronic peripheral card with dynamic memory configuration" that could solve the above problems. After several cursing experiments, this novel and progressive invention was completed. [Outline of the invention] The main purpose of the invention is to provide an electronic peripheral card with a dynamic memory configuration, which uses only one piece of memory that can dynamically adjust the block size and function to reduce the occupied area. The present invention is printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs. Another object is to provide an electronic peripheral card with dynamic memory configuration. The memory provided by the chip can dynamically adjust the block size and function. Any controller can access at any time without waiting for each other, and multiple controllers can access the same memory at the same time. In order to achieve the foregoing object, the electronic peripheral card with dynamic memory configuration of the present invention includes: a memory; a dynamic memory controller connected to the paper size applicable to the Chinese National Standard (CNS) A4 specification (210 X 297 male) Love) 561416 A7 V. Description of the invention (^) The memory, the dynamic memory controller has first, second and second bottom registers, and a selection device;-the first-dma controller, ^ Yu Hai Start the memory controller. The output address of the first DMA controller is added to the β-substrate register for data access to the memory.-Microcontroller, connected to In the dynamic memory controller, the output address of the microcontroller is added to the value of the second base register for data access to the memory; and a second dma control is connected to The dynamic memory controller and the output address of the second DMA controller are added to the third base register to perform data access to the memory. When the microcontroller or the The first and second DMA controllers issue access requests to the memory When requested, the dynamic memory controller causes the selection device to select one of them to access the memory according to the order of the access request. Since the invention is novel in design, can provide industrial use, and does have an added effect, it applies for a patent in accordance with the law. In order to enable your reviewing committee to further understand the structure, characteristics and purpose of the present invention, a detailed description of the drawings and preferred embodiments is attached as follows: [Simplified description of the drawings] Figure 1: It is a familiar Block diagram of a memory card. FIG. 2 is a structural diagram of an electronic peripheral card with a dynamic memory configuration according to the present invention. This paper size is in accordance with Chinese Gardener's Standard (CNS) A4 specification ⑽χ 297 公 爱 I ^ ----: --------- install --- (Please read the precautions on the back first to write this page) Order :-丨 Line-Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 561416 A7
A7A7
561416 五、發明說明(S ) (Data —in、Data —out ),以供存取記憶體特定位置之資 料0 $亥第一 D Μ A控制器2 3係連接於該動態記憶體控制器 22,並在該微控制器24之控制下,進行電子周邊卡與所 連接之電腦裝置19之直接記憶體存取。該第二DMA控制 器2 5亦連接於該動態記憶體控制器2 2,且在該微控制器 24之控制下,進行對該電子周邊卡内之資料處理模組3〇 之直接記憶體存取,於本較佳實施例中,此電子周邊卡係 為一 CF ( Compact Flash )卡,而該資料處理模組3〇則 為一快閃記憶體模組。該微控制器2 4除控制該第一、第二 D Μ A控制器2 3及2 5外,亦連接於該動態記憶體控制器 22,而前述第一、第二DMA控制器23及25與微控制器24 均透過該動態記憶體控制器2 2之管理而僅對單一之記憶體 2 1存取資料。 第3圖進一步顯示該動態記憶體控制器2 2之電路構 造,其包括有第一、第二及第三基底暫存器221、222及 223、一選擇裝置224及一存取仲裁器;225,前述第一、 第二及第三基底暫存器221、222及223可由該微控制器 2 5規劃以具備不同或相同之値。第一 d Μ A控制器2 3之輸 出位址係與該第一基底暫存器22 1之値相加後,透過該選 擇器224之選擇而匯至該記憶體2 1 ;微控制器24之輸出位 址係與該第二基底暫存器22 2之値相加後,透過該選擇器 224之選擇而匯至該記憶體21之位址線(Addr);第二 DMA控制器25之輸出位址係與該第三基底暫存器22 3之 8 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ---------------裝--- (請先閱讀背面之注意事項寫本頁) 訂: 丨線. 經濟部智慧財產局員工消費合作社印製 561416 A7561416 V. Description of the invention (S) (Data —in, Data —out) for accessing data at a specific location in the memory 0 $ first first Μ A controller 2 3 is connected to the dynamic memory controller 22 Under the control of the microcontroller 24, direct memory access of the electronic peripheral card and the connected computer device 19 is performed. The second DMA controller 25 is also connected to the dynamic memory controller 22, and under the control of the microcontroller 24, performs direct memory storage of the data processing module 30 in the electronic peripheral card. In the preferred embodiment, the electronic peripheral card is a CF (Compact Flash) card, and the data processing module 30 is a flash memory module. In addition to controlling the first and second DMA controllers 2 3 and 25, the microcontroller 24 is also connected to the dynamic memory controller 22, and the aforementioned first and second DMA controllers 23 and 25 Both the microcontroller 24 and the micro-controller 24 access data to only a single memory 21 through the management of the dynamic memory controller 22. FIG. 3 further shows the circuit structure of the dynamic memory controller 22, which includes first, second, and third substrate registers 221, 222, and 223, a selection device 224, and an access arbiter; 225 The aforementioned first, second, and third substrate registers 221, 222, and 223 can be planned by the microcontroller 25 to have different or identical contents. The output address of the first d M A controller 23 is added to the first base register 22 1 and then transferred to the memory 2 1 through the selection of the selector 224; the microcontroller 24 The output address is added to the second base register 22 2, and then is transferred to the address line (Addr) of the memory 21 through the selection of the selector 224; the second DMA controller 25 The output address is the same as the third base register 22 3-8. The paper size is applicable to China National Standard (CNS) A4 (210 X 297 mm) --------------- Packing --- (Please read the precautions on the back to write this page) Order: 丨 Line. Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 561416 A7
五、發明說明(b ) 値相加後,透過該選擇器224之選擇而匯至該記憶體 21,。因此,藉由適當規劃第一、第二及第三基底暫存器 221、222及223之値,便可將單一之記憶體21區分為不 同之記憶區塊,以供該第一、第二DM A控制器23及25與 微控制器2 4所使用,如第4圖所示之一記憶體配置範例, 該第一及第三基底暫存器2 2 1及2 2 3之値係規劃為 0x0000 ’第2基底暫存器222之値則規劃為〇x〇6FF,故 可在位址0x0 000至〇x〇6FF之間提供一緩衝記憶區塊,以 供該第一、第二DMA控制器23及25使用,另由位址 0 X 0 6 F F起規劃一資料記憶區塊,以供該微控制器2 4使 再請參照第3圖所示,該記憶體2 1之資料輸入線 (Data一in )係經由選擇裝置224之選擇而接收來自該第 一、第二DMA控制器23及25或微控制器24之輸出資料。 該記憶體21之資料輸出線(Data_out)係直接連接至該 第一、第二DMA控制器23、25及微控制器24。前述選擇 器224具有第一及第二多工器2241及2242,第一多工器 224 1之輸入端分別用以輸入來自該第一、第二DMA控制 器2 3、2 5及微控制器2 4與對應之基底暫存器相加的位址 輸出,其輸出端連接至該記憶體2 1之位址線。第二多工器 2242之輸出端連接至該記憶體21之資料輸入線,其輸入 端則分別用以輸入來自該第一、第二DMA控制器23、25 及微控制器24之資料輸出。 9 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱) T---.---------裝--- (請先閱讀背面之注意事項β寫本頁) 訂· · i線- 經濟部智慧財產局員工消費合作社印製 561416 A7V. Description of the invention (b) After adding 値, it is transferred to the memory 21 through the selection of the selector 224. Therefore, by appropriately planning the first, second, and third base registers 221, 222, and 223, a single memory 21 can be divided into different memory blocks for the first, second, and second memory blocks. The DM A controllers 23 and 25 and the microcontroller 24 are used. As shown in FIG. 4, a memory configuration example is shown. The first and third substrate registers 2 2 1 and 2 2 3 are related to each other. 0x0000 'The second base register 222 is planned to be 0x〇6FF, so a buffer memory block can be provided between addresses 0x0 000 to 0x〇6FF for the first and second DMA The controllers 23 and 25 are used, and a data memory block is planned from the address 0 X 0 6 FF for the microcontroller 24. Please refer to FIG. 3 for the data input of the memory 21 The line (Data_in) receives the output data from the first and second DMA controllers 23 and 25 or the microcontroller 24 through the selection of the selection device 224. The data output line (Data_out) of the memory 21 is directly connected to the first and second DMA controllers 23 and 25 and the microcontroller 24. The aforementioned selector 224 has first and second multiplexers 2241 and 2242, and the inputs of the first multiplexer 2241 are used to input from the first and second DMA controllers 2 3, 25, and the microcontroller, respectively. The address output of the address added to the corresponding base register is connected to the address line of the memory 21. The output terminal of the second multiplexer 2242 is connected to the data input line of the memory 21, and its input terminals are used to input data output from the first and second DMA controllers 23, 25 and the microcontroller 24, respectively. 9 This paper size applies to China National Standard (CNS) A4 (210 X 297 public love) T ---.--------- install --- (Please read the precautions on the back first β write this page ) Order · · i-line-Printed by the Consumer Consumption Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 561416 A7
閱 讀 背 面 之 注 | 項 f裝Read the note on the back | item f
頁IPage I
T 561416 五、發明說明(S) 何七'制益可以隨時存取S R A Μ,不需要相互 等待,増加傳輸上的頻寬。 ()可以有多個控制器同時存取一個SRAM。 (5)不需使用雙琿(Dual_p(m) sram。 综上所陳,本發明無論就目的、手段及功效,在在均 顯不其迥異於習知技術之特徵,為電子周邊卡製作上之一 成為具產業上利用性、新穎性及進步性之發 明,應符合專利申請要件,爱依法提出。 • Μ--------------裝--- (請先閱讀背面之注意事寫本頁)T 561416 5. Description of the invention (S) He Qi 'system can access S R AM at any time, without waiting for each other, increasing the bandwidth on transmission. () There can be multiple controllers accessing one SRAM at the same time. (5) There is no need to use Dual_p (m) sram. In summary, the present invention, regardless of the purpose, means and effect, shows characteristics that are very different from the conventional technology, and it is used for making electronic peripheral cards. One of them has become an industrially usable, novel and progressive invention, which should meet the requirements of patent application and be filed in accordance with the law. Μ -------------- Installation --- (please first (Read the note on the back and write this page)
訂---------線 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱〉Order --------- Line Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs This paper size applies to China National Standard (CNS) A4 (210 X 297 Public Love)
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90127354A TW561416B (en) | 2001-11-02 | 2001-11-02 | Electric peripheral card with dynamic memory configuration |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90127354A TW561416B (en) | 2001-11-02 | 2001-11-02 | Electric peripheral card with dynamic memory configuration |
Publications (1)
Publication Number | Publication Date |
---|---|
TW561416B true TW561416B (en) | 2003-11-11 |
Family
ID=32391196
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW90127354A TW561416B (en) | 2001-11-02 | 2001-11-02 | Electric peripheral card with dynamic memory configuration |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW561416B (en) |
-
2001
- 2001-11-02 TW TW90127354A patent/TW561416B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7730268B2 (en) | Multiprocessor system having an input/output (I/O) bridge circuit for transferring data between volatile and non-volatile memory | |
KR101719092B1 (en) | Hybrid memory device | |
US7171526B2 (en) | Memory controller useable in a data processing system | |
TW451131B (en) | Processor local bus posted DMA flyby burst transfers | |
TW479174B (en) | Interrupt controller | |
JP5090819B2 (en) | Memory card and data storage method | |
US7313641B2 (en) | Inter-processor communication system for communication between processors | |
US6675251B1 (en) | Bridge device for connecting multiple devices to one slot | |
US6763448B1 (en) | Microcomputer and microcomputer system | |
CN102103561A (en) | Asynchronous upsizing circuit in data processing system | |
US20030046473A1 (en) | Method and interface for improved efficiency in performing bus-to-bus read data transfers | |
US6735643B2 (en) | Electronic card with dynamic memory allocation management | |
TW379297B (en) | Bus communication system | |
TW200945033A (en) | Memory allocation and access method and device using the same | |
TW561416B (en) | Electric peripheral card with dynamic memory configuration | |
JP4773693B2 (en) | Memory control system | |
US20090240896A1 (en) | Microprocessor coupled to multi-port memory | |
TWI243309B (en) | Data processor and data table update method | |
US8856459B1 (en) | Matrix for numerical comparison | |
WO2006132006A1 (en) | Memory control apparatus and memory control method | |
TW564422B (en) | Multiple bit-line memory unit and circuit | |
US20180336147A1 (en) | Application processor including command controller and integrated circuit including the same | |
TW446881B (en) | Expandable time sharing bus structure | |
JP2006048691A (en) | Dmac issue mechanism via streaming id method | |
CN111625744B (en) | Multimedia streaming and network device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |