TW526578B - Fabrication processes for wafer bonding layer thickness precision control and its non-destructive measurement method - Google Patents

Fabrication processes for wafer bonding layer thickness precision control and its non-destructive measurement method Download PDF

Info

Publication number
TW526578B
TW526578B TW91106259A TW91106259A TW526578B TW 526578 B TW526578 B TW 526578B TW 91106259 A TW91106259 A TW 91106259A TW 91106259 A TW91106259 A TW 91106259A TW 526578 B TW526578 B TW 526578B
Authority
TW
Taiwan
Prior art keywords
wafer
thickness
grinding
polishing
thinning
Prior art date
Application number
TW91106259A
Other languages
Chinese (zh)
Inventor
Hung-Da Wang
Shr-Chin Gung
Ruei-Shing Huang
Jung-Yang Tzeng
Original Assignee
Asia Pacific Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Asia Pacific Microsystems Inc filed Critical Asia Pacific Microsystems Inc
Priority to TW91106259A priority Critical patent/TW526578B/en
Application granted granted Critical
Publication of TW526578B publication Critical patent/TW526578B/en

Links

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

A measurement method for silicon wafer thickness thinning is provided. In a silicon wafer substrate, after a check pattern is formed by using an anisotropic chemical etching method, the wafer is polished to a thinner thickness using a polishing machine. The required wafer thickness is achieved after polishing. The above-mentioned check pattern is used to measure and classify the top layer wafer thickness for polishing performance to deal with micro-electrical mechanical process application which requires top wafer thickness with high precision.

Description

526578526578

一在微機電製程中,常以薄板做不同的應用。壓力感測 元件共加速度感測元件等微機電元件的特性即盘度 有1f ;而兩片矽晶片接合製程後,更進一步將其中一片研 磨t:薄,則可形成一薄板。針對晶片厚度的檢測,通常有 兩種類型的檢測方式:First, in the MEMS manufacturing process, thin plates are often used for different applications. The characteristics of micro-electromechanical components such as pressure-sensing elements and co-acceleration sensing elements are 1f; and after two silicon wafers are joined, one of them is further ground t: thin, a thin plate can be formed. For wafer thickness inspection, there are usually two types of inspection methods:

、f 一是利用研磨機搭配接觸式高度計的檢測方式。首 由面度計量測晶片厚度,計算欲移除厚度,再依研磨機 的移除速率,設定晶片研磨時間,以得到所需的晶片厚 f 利用高度計檢測晶片厚度是否達到規格。此種方式 疋目前產業界採用的檢測方式,但進行多片研磨時,晶片 本身厚度已有數微米到數十微米的差異、晶片研磨時所承, F One is the detection method using a grinder with a contact altimeter. First, measure the thickness of the wafer by measuring the thickness, calculate the thickness to be removed, and then set the polishing time of the wafer according to the removal rate of the grinder to obtain the required wafer thickness. F Use an altimeter to check whether the wafer thickness reaches the specification. This method 疋 The detection method currently used in the industry, but when performing multiple wafer polishing, the thickness of the wafer itself has a difference of several micrometers to tens of micrometers.

526578 五、發明說明(2) 受的壓力與研磨遠象 p: 早的變化都將影響研磨的結果。其於,、, 上原因’ 一般研磨後晶片的果基於以 若需得到更精確的晶片厚声又、i吊、,、、有數十微米。 仃篁測與分類。然而,此方 于曰曰片犀度進 後上層晶片薄化後的厚度。,、’、法早獨測里兩片晶片接合 其一疋利用非接觸的即時光 用光源接觸到待測材料表 原理是利 訊號1);另一部分光會 到I 一個不同材料時,亦會產生反射與穿 的光穿透出待測材料(此為接收射 ’ 偵測到兩個平行反射来” /射訊唬2)知’檢測器乃 ^Β Α人仃反射先訊唬,即可推算出待測材料厚戶。 此原:適$應用於化學機械研磨(chemicai ST度十對某一層;料進行研磨,以得到較佳的平 星二一法不適合量測同樣為矽材料之晶片接合後 早一層薄化的厚度。 ㈢力佼口伋 層厚法本Ϊ明乃提供一針對石夕晶片接合薄化後單 2= 二其所用的原理是藉由石夕晶格本身的非等 (〇i〇(nV斜幻广弟1圖所不,在氫氧化鉀(Κ0Η)溶液中,石夕 (〇 〇0的㈣率遠大於梦⑴i)的姓刻率〕,在晶片的一面 二% έ f不f尺寸的檢驗圖案,經過一定時間的化學濕蝕 ^ ^ 工後,可蝕刻出不同檢測深度的V型凹槽,豆γ型 =檢查®案即如圖所示’同時石夕(100)與石夕(1⑴的 為54·7。。研磨後的上層晶片厚度,可由v型凹 曰不研3出開口大小,推算出上層晶片的實際厚度,並依 第5頁 526578526578 V. Description of the invention (2) Pressure and far distance of grinding p: Early changes will affect the result of grinding. The reason for the above is that the general result of a wafer after grinding is based on the need to obtain a more accurate wafer thickness. Speculation and classification. However, this method is based on the thickness of the upper wafer after thinning. In the early test, the two chips are bonded together. The principle of using non-contact real-time light to contact the material to be tested is the bright signal 1); the other part of the light will also occur when I use a different material. The reflected and transmitted light penetrates the material to be tested (this is the receiving shot, 'two parallel reflections have been detected' / shot 2), the detector is ^ Β Α person 仃 reflection first shot, you can calculate The original material to be tested is thick. This principle: suitable for chemical mechanical polishing (chemicai ST degree ten pairs of a certain layer; material grinding to obtain better flat star 21 method is not suitable for measuring wafer bonding of silicon materials) The thickness of the first layer is thinner. The method of thinning the layer thickness is provided. This method is to provide a single 2 = 2 for the thinning of the Shi Xi wafer bonding. The principle is based on the non-equivalence of the Shi Xi lattice itself ( 〇i〇 (nV oblique fantasy Guangdi 1 picture, in potassium hydroxide (K0Η) solution, Shi Xi (('s rate is much greater than the nightmare i) engraved rate), two% on the side of the wafer έ f and f size inspection patterns, after a certain period of chemical wet etching ^ ^ After the work, different inspections can be etched Depth-measured V-shaped groove, bean γ-type = Inspection® case, as shown in the figure 'Simultaneous Shi Xi (100) and Shi Xi (1⑴ is 54 · 7. The thickness of the upper wafer after grinding can be v-shaped concave If the size of the opening is not measured, the actual thickness of the upper layer wafer is calculated.

壓力舛If進行分類。微機電式的微感測元件如矽壓阻式 方法ΐϋϊί度計等’輪出訊號與薄膜厚度有關。利用本 可f作中i準的分類出研磨後上層晶片的厚度。如此, "出輸出訊號大小更為一致的微感測元件。 <先前技藝之描述> 晶圓研磨厚度的量測,在先前巳有一些量測方法提 ,如機械式的接觸量測,或是光學式的非接觸量簡 述如下:The pressure 舛 If is classified. The micro-electromechanical micro-sensing element such as silicon piezoresistive method, such as odometry, etc., is related to the film thickness. The thickness of the upper layer wafer after grinding is classified by using this standard. In this way, " a micro-sensing element with a more uniform output signal size. < Description of previous technology > The measurement of wafer polishing thickness has been mentioned in some previous measurement methods, such as mechanical contact measurement, or optical non-contact measurement, as follows:

,1)·中華民國專利公告第3 59, 746號,蔡培衛在晶背研 磨製程中的厚度量測’是以機械式的檢測方式。藉由鑽石 頭探針21與晶圓20接觸,並利用量測桿22將所得訊號傳至 量測箱2 3内的訊號感應器,以做為晶圓總厚度的檢測。其 詳細情形請參看第2圖及參考資料[1 ]。 2) ·美國專利第6, 301,006號,Trung T· Doan在化學 機械研磨(Chemical- mechanical polish)製程中的厚度量 測是以非接觸的即時光學檢測方式。將晶片3 0置於晶片載 具31内,由上方的偵測元件模組3 2檢測晶片載具上的測量 面,以量測研磨過程中的晶片厚度及研磨速率等參數。其 情形請參看第3圖及參考資料[2 ]。, 1) · Republic of China Patent Bulletin No. 3 59, 746, Cai Peiwei's thickness measurement during the wafer back grinding process is a mechanical inspection method. The diamond head probe 21 is in contact with the wafer 20, and the obtained signal is transmitted to the signal sensor in the measuring box 23 using the measuring rod 22 for detection of the total thickness of the wafer. For details, please refer to Figure 2 and reference material [1]. 2) · US Patent No. 6,301,006, Trung T. Doan's thickness measurement in the chemical-mechanical polish process is a non-contact, instant optical inspection method. The wafer 30 is placed in the wafer carrier 31, and the upper detection element module 32 detects the measurement surface on the wafer carrier to measure parameters such as the thickness of the wafer and the polishing rate during the polishing process. Please refer to Figure 3 and reference [2] for the situation.

3) ·美國專利第6, 071,177號,C. L· Lin在化學機械研 磨製程中的厚度量測以非接觸的即時光學檢測方式,針對 研磨矽晶片上二氧化矽的膜厚控制。於可透光之研磨襯墊 下放置一光偵測元件模組4 1,研磨時晶片以研磨襯墊中心 作公轉。當晶片4 0通過光偵測元件模組時,即進行膜厚量3) · US Patent No. 6,071,177, C.L. Lin's thickness measurement during the CMP process is a non-contact, real-time optical inspection method for controlling the thickness of silicon dioxide on polished silicon wafers. A light detecting element module 41 is placed under the light-transmissive polishing pad, and the wafer revolves around the center of the polishing pad during polishing. When the wafer 40 passes the light detection element module, the film thickness is measured.

第6頁 526578 、發明說明(4) 測。其情形請表吾曾 以F # 〃看44圖及參考資料[3]。 磨德方法皆無法有效量測,晶片接人後^ 厗度差/、所造成感測元件特性的差显。 t層矽B曰片 月研磨後厚度的新檢驗法。 ^ b,冶要一種晶 【發明之總論】 t發明即旨在提供一種新的晶片 =4石夕晶片進行晶片接合容易產生破裂^檢^法。由 晶片進行接合,鈇德 ^ 口此必須用較厚 先以頁先製程開出數個不 丁曰曰片接合 方式提供晶片接合# ^ m # 寸圖案再經由濕蝕刻 其具有製造容ϊ:ί;:物斤需之¥型凹槽檢查圖案。 度。此晶片研磨厚度的檢驗方法,可以置測精 層晶片厚度,故楫w了以刀類出更精準的上 當後續微感測器製程需要兩梦晶片接合後並研磨來 列依磨厚度檢驗方法,茲參看下 【較佳具體實施例的詳細描述】 之了解。 、:下針對本發明較佳實施 ㈡ΐ製二實 Γ性靖程進;:匕=檢=案=由非 與另-晶片進行接合。其後,又在U的i層;片再 研磨的程序,並以上層第―面所:土層日曰片的第-面進行 弟面所製作的檢查記號’做為研 第7頁 526578 五、發明說明(5) ---- 磨厚度的判別依據·,以將矽基板研磨後的薄 刼控制。 —子没作精確 但貫際之兀件製作並不必須完全符合描述制 習本技藝者當能在不脫離本發明之實際精神及,熟 下,做出種種變化及修改。 &固的情況 【實施例一】 晶片研磨製程檢查流程圖如第^圖與第“圖 石夕晶片(表面有氧化石夕或氮化石夕或無Μ之第_面,^ ’在 ,檢查圖形210、220、230,並進行曝光顯影, 氧化鉀uom溶液進行非等向性濕姓刻 氧 姓刻成v型凹槽m、221、231。之後,將上述^查圖^ :面與另-矽晶片3(表面有氧化矽或氮化矽或益)片之, 田虫合接合(Fusion Bonding) f gX η θ “、、仃矽 早一晶片’然後對上層晶片進件 。成為 片,此即為微感測元件製作所需者的日日 ν型凹槽時即停止研磨曰m合晶片研磨至 開口,依其開口寬戶可呼瞀甘阳表面曰產生一個正方型 見度了。十异其所剩之精禮薄膜厘择、, 薄層厚度將晶片分類以判 i b 、又,亚依 -般使用研磨機的檢測流;相ίυ:合規格需求。與 提供-道量測晶片厂r声:i較:本發明即在晶片接合前 薄層厚度與分類。子&衣,並以光學顯微鏡即可檢測出 方带ft發明之第5圖t ’厚度檢查圖形210、220、23。的 二鱼二分別為28. 3…26.9㈣、W _,由石夕 (100)與石夕⑴1)的央角角度為54.7。的關係式中,由可^算 526578 五、發明說明(6) 得到V型凹槽211、221、231的深度尺寸A,B,C分別為20.0 、19.〇#m與l8.0//m。故藉由顯微鏡等工具觀察v型凹 槽的開洞,將V型凹槽的開口尺寸大小量出,並藉由第6圖 的幾何關係,乃可計算得到上層晶片研磨剩餘厚度 Z =〔(WrW2)/2〕tan (54· 7。)。 以此方式計算出上層晶片,將晶片依其厚度分類,不需再 使用其他量測儀器量測晶片厚度。 【實施例二】 目前的微機電製程常需要一矽薄板,以做為感測機 構’如石夕壓阻式壓力計即利用矽薄板來感應壓力的變化, 而矽薄板的厚度對於壓力感測的靈敏度有極大的影響,所 以精$的控制薄板厚度對元件的效能就很重要。曰 石曰睛參看第7圖,如實施例一所述之同樣製程,唯下層 ^ =片=1已事先以感應耦合電漿離子蝕刻機(1CP R1E ) f、口面蝕刻出凹槽後,始進行接合及研磨等之後續製 確控制薄層厚I,故先以本發明的厚度檢驗方法 晶^4^4上(,20· 〇 、Μ· 〇以111、18· 〇以111 )製作在上層石夕 :。之$、’再與已姓刻凹槽的下層石夕晶片進行矽融合接 二驗方u現有的研磨技術將上層晶片磨薄,並配合厚度 :内外兩側:::1精確的:薄板厚度,⑯薄板可用來感 m。 、邊力隻化。本實施例的薄層厚度d = 1 8. 0 # 如上述可知 度規格的方法, ’本發明所提供的新的檢測上層矽晶片厚 不需使用複雜的輔助儀器,而以研磨後的Page 6 526578, description of the invention (4) test. In this case, please refer to Figure 44 and reference material [3]. The grinding method can not measure effectively, and the difference of the characteristics of the sensing element caused by the difference of the chip after receiving the chip is poor. New test method for t-layer silicon B-sheet thickness after monthly grinding. ^ b, smelting a kind of crystal [general summary of the invention] t invention is to provide a new wafer = 4 Shi Xi wafer wafer bonding is prone to crack ^ inspection method. Bonding is performed by wafers. It is necessary to use a thicker process to provide several wafer bonding methods using a page-first process. The wafer bonding # ^ m # inch pattern is then fabricated by wet etching. ;: ¥ -shaped groove check pattern required for weight. degree. This wafer grinding thickness inspection method can be used to measure the thickness of the fine wafer. Therefore, a knife is used to produce a more accurate method. When the subsequent micro-sensor process requires the two dream wafers to be bonded and polished, the grinding thickness inspection method is listed. See below for a detailed description of the preferred embodiment. ,: The following is a preferred implementation of the present invention, which is to implement the two real-world processes: d = inspection = case = by non-bonding with another-wafer. After that, the process of re-grinding the film on the layer i of U, and the first surface of the upper layer: the first and second surface of the soil layer on the surface of the film, and the inspection mark made by the younger surface is used as the research page 7 526578 5 5. Description of the invention (5) ---- The basis for discriminating the grinding thickness · To control the thickness of the silicon substrate after grinding. — The subordinates are not precise, but the production of consistent elements does not necessarily conform to the description. The skilled person can make various changes and modifications without departing from the actual spirit of the present invention. & Solid situation [Example 1] Wafer grinding process inspection flow chart as shown in Figure ^ and Figure "Shixi wafer (the surface has oxide stone or nitride stone or no _th surface, ^ 'in, check Figures 210, 220, 230, and exposure development, the potassium oxide uom solution is anisotropic wet surname engraved oxygen surname into v-shaped grooves m, 221, 231. After that, the above ^ lookup chart ^: surface and other -Silicon wafer 3 (the surface has silicon oxide or silicon nitride or benefit), tianbond bonding (Fusion Bonding) f gX η θ ", the silicon is one wafer earlier, and then the upper wafer is entered. It becomes a wafer, this That is, when the daily v-shaped grooves for the micro-sensing element are manufactured, the grinding of the m-shaped wafer is stopped until the opening, and the width of the opening can be used to say that the surface of Ganyang produces a square-shaped visibility. Different from the remaining fine film selection, the thin layer thickness classifies the wafer to determine the ib, and the inspection flow of the grinding machine is generally used in accordance with the standard; υ: meets the requirements of the specification. And provides-the channel measurement wafer factory r sound: i comparison: the present invention is the thin layer thickness and classification before wafer bonding. sub & clothing, and optical The micro-mirror can detect the 5th figure of the square belt ft invention t 'thickness inspection pattern 210, 220, 23. The two fish two are 28.3 ... 26.9㈣, W _, by Shi Xi (100) and Shi Xi ⑴1) The central angle is 54.7. In the relational formula, from the calculation of 526578 V. Invention description (6), the depth dimensions A, B, and C of the V-shaped grooves 211, 221, and 231 are 20.0, 19.〇 # m, and 18.0 // m. Therefore, the opening of the V-shaped groove is observed by using a microscope and other tools, and the opening size of the V-shaped groove is measured. Based on the geometric relationship of FIG. 6, the remaining thickness of the upper wafer grinding Z = [( WrW2) / 2] tan (54 · 7.). The upper wafers are calculated in this way, and the wafers are classified according to their thicknesses, without the need to use other measuring instruments to measure the wafer thickness. [Embodiment 2] The current micro-electro-mechanical process often requires a silicon sheet as a sensing mechanism, such as a Shixi piezoresistive pressure gauge, which uses a silicon sheet to sense the pressure change, and the thickness of the silicon sheet is used for pressure sensing. Sensitivity has a great impact, so controlling the thickness of the thin plate is very important to the performance of the component. Referring to FIG. 7, the same process as described in Example 1 except that the bottom layer ^ = sheet = 1 has been etched with an inductively coupled plasma ion etching machine (1CP R1E) f, and the groove is etched in the mouth. Subsequent production of bonding and grinding is started to control the thickness of the thin layer I. Therefore, the thickness inspection method of the present invention is firstly used on the crystal 4 ^ 4 (20, 〇, M · 〇 111, 18 · 〇 111) On the upper layer of Shi Xi :. Zhi, and then silicon fusion with the lower layer of the Xi Xi chip that has been engraved. The existing grinding technology thins the upper layer of the wafer, and matches the thickness: inside and outside sides ::: 1 accurate: thin plate thickness, ⑯Thin sheet can be used to sense m. Boundary force only. The thickness of the thin layer in this embodiment is d = 1 8. 0 # As described above, the method of knowing the specifications, ’the new method for detecting the thickness of the upper silicon wafer provided by the present invention does not require the use of complicated auxiliary equipment,

526578 五、發明說明526578 V. Description of the invention

v型凹槽的開口與否·或是開口尺寸大小,即可推算出實際 薄層厚度’以確保微感應元件特性的一致,其轉具產 '業'利 用價值與高度技術思想,合於專利法之專利^件^懇請賜 准專利,實為德便。 ^ # 【參考資料】 [1 ]蔡培衛、冒華仁、李俊杰、蔡東泰,、、晶圓厚 度量測裝置〃,中華民國專利公報公告編號:359746.The opening of the v-shaped groove or the size of the opening can be used to calculate the actual thickness of the thin layer to ensure the consistency of the characteristics of the micro-inductive element. The patent of the law ^ It is a virtue to ask for a quasi-patent. ^ # [Reference] [1] Cai Peiwei, Ma Huaren, Li Junjie, Cai Dongtai, Wafer Thickness Measuring Device 〃, Republic of China Patent Gazette Bulletin No. 359746.

[2] Trung T. Doan, ''Endpoint Detector And Method For Measuring A Change In Wafer ;[2] Trung T. Doan, '' Endpoint Detector And Method For Measuring A Change In Wafer;

Thickness /7,United States Patent, Patent Number: 6,301, 006 B1 (2001).Thickness / 7, United States Patent, Patent Number: 6,301, 006 B1 (2001).

[3] C.L.Lin, Tin Chun Wang, Method And Apparatus For Determining End Point In A Polishing Process’’,United States Patent, Patent Number: 6, 071, 177 (2000)·[3] C.L. Lin, Tin Chun Wang, Method And Apparatus For Determining End Point In A Polishing Process ’’, United States Patent, Patent Number: 6, 071, 177 (2000) ·

第10頁. 526578 圖式簡單說明 第1圖係晶片上一佈局圖形經非等向蝕刻製程德所姦 生之v型凹槽示意圖。 -衣私後所產 圖係中華民國專利公告第3以,746號所示 厚度量測裝置示意圖。 ⑨心日曰tel 弟圖係美國專利弟6,3 0 1,〇 〇 6號所揭示之晶圓里声旦 測叢置示意圖。 < 日日回厗度里 意圖 第4圖係美國專利第6, 〇71,177號所揭示之研磨裝置示 之们 圖係本發明之晶片研磨製程’厚度檢查 件示ί7圖圖。係晶片經厚度檢查圖形製程’應用於微感測元 【圖不中的符號與元件名稱對照】 1 :矽晶片 刻後形成 面的角錐體2 1 0經研磨後,於第二面露 210 .元件第一面的佈局圖形 的:槽元件第一面佈局圖形21°經非等向性姓 21 2,:元件第一 出的小孔 220 · π件第一面的佈局圖形 221 :元件第-面佈局圖形220經非等向性蝕刻後形成Page 10. 526578 Brief Description of Drawings Figure 1 is a schematic diagram of a v-shaped groove produced by a non-isotropic etching process on a wafer. -The figure produced after the private clothing is a schematic diagram of the thickness measuring device shown in the Republic of China Patent Bulletin No. 3, No. 746. ⑨ 心 日 曰 The figure of tel is a schematic diagram of the measurement set in the wafer disclosed in US Patent No. 6,301,006. < Intentions of Day to Day, Figure 4 is a diagram showing a polishing apparatus disclosed in U.S. Patent No. 6,0071,177, which is a diagram showing a thickness inspection part of a wafer polishing process according to the present invention. The thickness check pattern of the wafer is applied to the micro-sensing element. [The symbols in the figure are not compared with the component names.] 1: After the silicon wafer is engraved, the pyramid 2 1 0 is ground and exposed on the second surface 210. The layout pattern of the first side of the component: the layout pattern of the first side of the slot element 21 ° via the anisotropic surname 21 2: the first hole of the component 220 · the layout pattern of the first side of the element 221: the element- Surface layout pattern 220 is formed after anisotropic etching

第11頁 526578 圖式簡單說明 的v型凹槽 - 230:元件第一面的佈局圖形 2 3 1 :元件第一面佈局圖形2 3 0經非等向性蝕刻後形成 的V型凹槽 3 :矽晶片 A : 2 11為非等向性蝕刻後V型凹槽的深度 B : 22 1為非等向性蝕刻後V型凹槽的深度 C : 231為非等向性蝕刻後V型凹槽的深度 Z :矽晶片研磨後的剩餘厚度 Wi :矽晶片厚度檢查圖形的尺寸 W2 :矽晶片V型凹槽經研磨後的開口尺寸 401 :下層矽晶片 402 :不同尺寸的厚度檢查圖形 403 :微感測元件真空腔體 4 0 4 ··上層矽晶片 ά :上層矽晶片404厚度Page 11 526578 V-groove for simple illustration-230: Layout pattern of the first side of the component 2 3 1: Layout pattern of the first side of the component 2 3 0 V-shaped groove formed after anisotropic etching 3 : Silicon wafer A: 2 11 is the depth of the V-shaped groove after anisotropic etching B: 22 1 is the depth of the V-shaped groove after anisotropic etching C: 231 is V-shaped groove after anisotropic etching The depth of the groove Z: the remaining thickness after polishing the silicon wafer Wi: the size of the silicon wafer thickness inspection pattern W2: the polished opening size of the silicon wafer V-groove 401: the lower silicon wafer 402: the thickness inspection pattern 403 of different sizes: Micro-sensing element vacuum chamber 4 0 4 ·· Upper silicon wafer ά: Upper silicon wafer 404 thickness

Claims (1)

526578 六、申請專利範圍 1 · 一種晶片薄化之厚慶於 晶片薄化之厚度檢驗方法係^片ς特徵在於··是種 方式,在一矽晶片之一而制、局颁影及非等向性蝕刻 /日日月之一面製作出v型凹 ;片之製作過程中是否達到精石雀厚度之曰用者為而檢/i/4化 括·· 又心用者,而其製程包 a·提供一矽晶片基板,在 局厚度檢查圖•,進行曝光顯影:其為片複數個佈 上述佈局圖形蝕刻成w凹槽進仃非寻向性蝕刻製程,將 :上層晶片f -面與另-晶片進行晶片接合; .在上層晶片第二面,進行研磨拋光製程. e.依研磨後晶片表面所產生之開口盥 卡 層晶片之厚度分類。 、 作為所剩上 法Λϋη!第1項之晶片薄化之厚度檢驗方 去叮依研磨後曰曰片表面所產生之開口尺寸, 精確上層晶片厚度,作為更精準的厚度分類方法十:所幻之 法範圍第1項之晶片薄化之厚度檢驗方 戈拋L 1曰曰h片糸f用研磨(lapping)、磨光(grindind 或拋先(P〇i1Shlng)或化學機械研磨(chemicai mechanical polishing)或其任意組合予以薄化者。 、4·如申請專利範圍第1項之晶片薄化之厚度檢驗方 法’其中’厚度檢查圖形,可由凹槽頂點是否為 研磨是否停止之標準。 1又馬 5·如申請專利範圍第!項之晶片薄化之厚度檢驗方526578 6. Scope of patent application1. A method for inspecting the thickness of a thin wafer and a method for inspecting the thickness of a wafer V-shaped recesses are produced on one side of the directional etching / sunday moon; whether the thickness of the fine stone bird is reached during the production of the film is checked by the user / i / 4 a · Provide a silicon wafer substrate, check the thickness of the board, and perform exposure and development: it is to etch several grooves of the above-mentioned layout pattern into a w-groove to perform a non-directional etching process. The upper wafer f-plane and Another-wafer is used for wafer bonding;. On the second side of the upper wafer, a grinding and polishing process is performed. E. Classification according to the thickness of the open-air toilet layer wafer generated on the wafer surface after grinding. As the remaining method Λϋη! The thickness inspection method of the thinning of the wafer in the first item, go to Ding Yi, the size of the openings produced on the wafer surface after grinding, and the thickness of the upper wafer is used as a more accurate thickness classification method. The thickness of the wafer in the first range of the method of the inspection of the thickness of the thin film Fang Gepolo L 1 said h wafer 糸 f lapping, polishing (grindind or polishing (P0i1Shlng) or chemical mechanical polishing (chemicai mechanical polishing) ) Or any combination thereof for thinning. 4. If the thickness inspection method of wafer thinning according to item 1 of the patent application 'wherein', the thickness check pattern can be determined by whether the vertex of the groove is the criterion for whether the grinding is stopped or not. 5 · Thickness inspection method for wafer thinning if the scope of patent application is No.! 526578526578 10 ·如申右月專利範圍第1項之晶片薄化之厚度檢驗方 法,其中,下層晶片為石夕晶片.、或表面有氧化石夕的石夕晶 片、或表面有氮化石夕的石夕晶片。10 · The method for inspecting the thickness of wafer thinning according to item 1 of Shen Youyue's patent scope, in which the lower wafer is a Shi Xi wafer. Or a Shi Xi wafer with an oxide stone surface or a Shi Xi with a nitride stone surface. Wafer. 第14頁Page 14
TW91106259A 2002-03-29 2002-03-29 Fabrication processes for wafer bonding layer thickness precision control and its non-destructive measurement method TW526578B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW91106259A TW526578B (en) 2002-03-29 2002-03-29 Fabrication processes for wafer bonding layer thickness precision control and its non-destructive measurement method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW91106259A TW526578B (en) 2002-03-29 2002-03-29 Fabrication processes for wafer bonding layer thickness precision control and its non-destructive measurement method

Publications (1)

Publication Number Publication Date
TW526578B true TW526578B (en) 2003-04-01

Family

ID=28451376

Family Applications (1)

Application Number Title Priority Date Filing Date
TW91106259A TW526578B (en) 2002-03-29 2002-03-29 Fabrication processes for wafer bonding layer thickness precision control and its non-destructive measurement method

Country Status (1)

Country Link
TW (1) TW526578B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7410880B2 (en) 2004-12-27 2008-08-12 Asml Netherlands B.V. Method for measuring bonding quality of bonded substrates, metrology apparatus, and method of producing a device from a bonded substrate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7410880B2 (en) 2004-12-27 2008-08-12 Asml Netherlands B.V. Method for measuring bonding quality of bonded substrates, metrology apparatus, and method of producing a device from a bonded substrate

Similar Documents

Publication Publication Date Title
CN101339893B (en) Method for judging wafer thinning, device structure and device and its manufacture method
US6334807B1 (en) Chemical mechanical polishing in-situ end point system
EP1176631B1 (en) Method and apparatus for monitoring polishing state, polishing device, process wafer, semiconductor device, and method of manufacturing semiconductor device
US20050117164A1 (en) Method and apparatus for measuring thickness of thin film and device manufacturing method using same
TWI330385B (en) Method of grinding back surface of semiconductor wafer and semiconductor wafer grinding apparatus
US6746319B2 (en) Measuring apparatus
US20050215178A1 (en) Semiconductor wafer chemical-mechanical planarization process monitoring and end-point detection method and apparatus
JPH10253326A (en) Method and device for measuring thickness of thin layer and change thereof
US6572444B1 (en) Apparatus and methods of automated wafer-grinding using grinding surface position monitoring
CN110349877B (en) Method for detecting bonding strength of wafer and wafer bonding machine
US6437868B1 (en) In-situ automated contactless thickness measurement for wafer thinning
JPH09139367A (en) Method and device for flattening semiconductor device
US20030049993A1 (en) Semiconductor polishing apparatus and method of detecting end point of polishing semiconductor
TW526578B (en) Fabrication processes for wafer bonding layer thickness precision control and its non-destructive measurement method
US6864176B2 (en) Fabrication process for bonded wafer precision layer thickness control and its non-destructive measurement method
CN112289700A (en) Silicon wafer detection method
US20110086444A1 (en) Process for producing substrates free of patterns using an alpha stepper to ensure results
US7527544B2 (en) System of using offset gage for CMP polishing pad alignment and adjustment
CN101083220A (en) Substrate, substrate inspecting method and methods of manufacturing an element and a substrate
TW490361B (en) Optical endpoint detection system for chemical mechanical polishing
JP2000510290A (en) Standard for calibration and checking of surface inspection equipment and method for the production of this standard
TW559978B (en) Determining method of removal thickness and removal rate for wafer
JPH1015813A (en) Processing amount monitor wafer
JPS58218123A (en) Manufacture of wafer with marking for grinding
JP2010192700A (en) Calculating method of thickness of third light transmission layer of three-layer structure, and manufacturing method of soi wafer

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent