TW526496B - Non-volatile memory in which encryption of commands can be performed - Google Patents

Non-volatile memory in which encryption of commands can be performed Download PDF

Info

Publication number
TW526496B
TW526496B TW089105320A TW89105320A TW526496B TW 526496 B TW526496 B TW 526496B TW 089105320 A TW089105320 A TW 089105320A TW 89105320 A TW89105320 A TW 89105320A TW 526496 B TW526496 B TW 526496B
Authority
TW
Taiwan
Prior art keywords
command
code
data
signal
input
Prior art date
Application number
TW089105320A
Other languages
Chinese (zh)
Inventor
Makoto Inoue
Masanobu Yoshida
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of TW526496B publication Critical patent/TW526496B/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/08Address circuits; Decoders; Word-line control circuits

Abstract

Non-volatile memory, such as flash memory, a command code for programming, erasing data, or reading special data can be encrypted. According to one preferred embodiment, in non-volatile memory a command converter is provided at the succeeding stage of an input buffer whereat command code is input. The command converter stores encryption code, and employs the encryption code to convert the input command code. According to another preferred embodiment, when predetermined command code is acknowledged in accordance with the command code obtained by the command converter, the command converter enters into the inactive state or the non-selected state. Therefore, an address and data which are input following the command code can be supplied unchanged to an internal circuit.

Description

五、 發明說明( 經 濟 部 智 慧 財 產 局 員 工 消 費 合 作 社 印 製 發明之背景 發明之技術領域 憶體本一種諸如快閃記憶體之非依電性記 且特別有關於一種在1巾 洁土杜入t 徑牡/、中執仃諸如程式指令及 々去指令的指令加 之非依電性記憶體。 相關技術 被廣泛使用為一半導體 m . 千导體σ己隱體是由一快閃記憶體 t成’該快閃記情㈣么匕产古 ^ , 匕體此在回速被利用且被設計來即 吏在電源被關閉時也能存 仔u貝枓。因為快閃記憶體的 保持設備並不依鎇於 田认 賴於一電源,所以快閃記憶體可被使 用於一電池操作的手接 端。 幻于徒式電話或用於一手提式資訊 在運輸時,特殊資料可被儲存在此種快閃記憶體 =’、且根據儲存的資料,使一個手提式電話或一個手 e弋ί Λ端可爲行且執行一個特殊功能。作為一例子, 個用於手k式電話能在其内被使用的地區之地區 被儲存在一電話之快閃記憶體内,以便限制一個 叩貴的外部得到之手提式電話的使用。在此情況中, 因為儲存在快閃記憶體内之資料能易於重寫,所以此 不是較佳的替換,因為手提式電話供應器不能有效地 控制市場需求。作為另一例子,在一元件自一工廠被 運輸時,一個唯一的識別碼可被儲存在快閃記憶體内, 因此一個預定功能將在該碼被讀取及確認之後被執 行。此種識別碼不能被讀取,除了一個不同於一共同 -----------裝--------訂---------線 (請先閱讀背面之注意事項再填寫本頁)V. Description of the invention (Background of invention printed by employees' cooperatives of the Intellectual Property Bureau of the Ministry of Economics) BACKGROUND OF THE INVENTION Field of the Invention This is a non-electrical note such as flash memory and is particularly relevant to The instructions, such as program instructions and instructions, plus non-electrical memory. The related technology is widely used as a semiconductor m. The thousand-conductor σ hidden body is made of a flash memory t ' This flash memory loves the ancient dagger, the dagger body is used in the recovery speed, and it is designed to save even when the power is turned off. Because the flash memory holding device does not depend on Tian believes that it depends on a power source, so flash memory can be used for a battery-operated hand-held terminal. For mobile phones or portable information, special information can be stored in this flash memory during transportation. Memory = ', and according to the stored data, a portable phone or a hand can be used to perform a special function. As an example, a mobile phone can be used in it ground The area is stored in the flash memory of a phone in order to limit the use of an expensive externally-accessible portable phone. In this case, because the data stored in the flash memory can be easily rewritten, This is not a good replacement because the portable phone supplier cannot effectively control the market demand. As another example, when a component is transported from a factory, a unique identification code can be stored in flash memory, Therefore, a predetermined function will be executed after the code is read and confirmed. Such an identification code cannot be read, except for a device that is different from a common ----------- install ------ --Order --------- line (please read the notes on the back before filling this page)

526496 A7 -------- B7______ 五、發明說明(2 ) 讀取命令之特殊命令被討論之外。 (請先閱讀背面之注意事項再填寫本頁) 當—快閃記憶體被使用時,改變及特殊碼有助於被儲 予以貫订用於—使用快閃記憶體的裝置或元件之特定 功能,且該儲存的資料有助於被使用於一較長之時間 周期。、用於關於快閃記憶體的資料之寫入(規劃)及消 或用乂自"兹快閃冗憶體中讀取諸如識別碼之特殊 資料’ -個特殊命令碼串列必須經由一位址端及一資 料端被輸入。特別是當資料被消去時,相較於特殊資 料之規劃及讀取,一個更複雜及更長的命令碼串列必 須被輸入。此種侖今石民由方丨e 0日^ 裡卩7馬串列疋一快閃記憶體供應器, 或有該^記憶體安裝在其上的一個元件之原來設備 製造者所唯-知道之_,且通常地,該命令碼串列不 提供給命令使用者。 然而,即使一個共同使用者能獲得由一快閃記憶體t 工廠或一製造者所設定之共同命令碼,而一個已獲得 該共同命令串列的未授權使用者能非法地自一快閃記 憶體中讀取資料及將資料寫至一快閃記憶體中。 經濟部智慧財產局員工消費合作社印製 作為以上之一的手提式例子之情況,一個被授權的 使用者以一低價位向外購買一個手提式電話,將其攜 帶至另一個地區,於是更好的服務被提供且更貴的手 提式電話被販賣,且藉由在該快閃記憶體中重寫該地 區碼來使用該電話。作為另一個例子之情況,一個使 用者自快閃記憶體中非法地讀取特殊碼,且根據該特 殊碼來修改一個功能規劃。 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ^^6496526496 A7 -------- B7______ V. Description of the Invention (2) Special commands for read commands are not discussed. (Please read the precautions on the back before filling out this page.) When—flash memory is used, changes and special codes can be stored for custom use—specific functions of devices or components that use flash memory And the stored data helps to be used for a longer period of time. 2. For writing (planning) and erasing or saving data about flash memory. "Special data such as identification codes must be read from flash memory"-a special command code sequence must pass a An address side and a data side are entered. Especially when the data is erased, a more complex and longer command code string must be entered compared to the planning and reading of special data. This type of storage is only known by the manufacturer of the original equipment manufacturer, such as a flash memory supplier, or a flash memory supplier, or a component on which the memory is installed. Among them, and generally, the command code string is not provided to the command user. However, even if a common user can obtain a common command code set by a flash memory t factory or a manufacturer, and an unauthorized user who has obtained the common command string can illegally self-flash from a flash memory Read data from and write data to a flash memory. In the case where the consumer cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs printed one of the above portable examples, an authorized user purchased a mobile phone at a low price and carried it to another area. Good services are provided and more expensive portable phones are sold, and the phone is used by rewriting the area code in the flash memory. As another example, a user illegally reads a special code from the flash memory and modifies a function plan based on the special code. This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) ^^ 6496

發明之概要說明 因此,本發明之一目 存資料之重寫或讀取之非二提供一種有效抑制内部铸 體。 _依電性記憶體或快閃記憶者 本發明之另一目的是提供—種能加 存資料的重寫或讀取所泰 用於内部儲 憶體或快閃記憶體。 。7馬串列之非依電性記 為了達成以上之目的,根據本發明 快閃記憶體之非依電性 9面啫如 己隐體、一個用以規劃消丰二欠 料、或讀取特殊資料之命 貝 ^ 7馬月b被加岔。根據一較佳 貫施例’在非依電性記恃 Μ體中,一個命令轉換器被提 供Ί 器之後繼的階段處’於是命令碼被輸 入。,亥T令轉換器儲存加密碼,且使用該加密碼以轉 換該輸入命令碼。根據另-較佳實施例,當預定的命 t碼根據由該命令轉換器所獲得的命令碼而被確認 3守’ 5亥命令轉換器進入穩定狀態或非選擇狀態。因此, 隨著該命令碼而被輸入之_位址及資料能被不變地供 應給一内部電路。 並且,根據本發明之另一層面,為了達成以上目的, 一個接收一用以規劃消去、或讀取特殊碼的命令碼, 且執行一對應的預定内部程序之非依電性記憶體包 含: 多數個輸入端,該命令碼被傳送至該等輸入端内; 一個供各輸入端及儲存加密資料用之命令轉換器, 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) 裝--------訂---------線· 經濟部智慧財產局員工消費合作社印製 526496 A7 B7 五、發明說明(4 ) 用以由使^亥加密資料而轉換每個輸入端所接收之命 令碼;及 (請先閱讀背面之注意事項再填寫本頁) 個"卩7解碼器,用以將由該命令轉換器所轉換之 命令碼解碼,且確認一個對應的命令之供應動作。 根據該等較佳實際例,隨著該命令資料,該輸入端 被供應有位址k號或一用於預定内部程序之資料信 號,且在該命令解碼器中確認該命令碼之供應動作後, 該命令轉換器即不根據該加密資料來執行一個轉換。 根據一個額外的較佳實施例,該命令轉換器包括一 用以記錄該加密資料之非依電性加密碼儲存電晶體。 圖式之簡要說明 第1圖疋一個圖式,根據本發明的一實施例來說明 一非依電性記憶體之所有配置; 第2圖是顯示一命令交換電路的配置之一圖示; 第3圖是顯示一轉換器之一電路圖; 第4圖是顯示一用於該轉換器的轉換臺之一圖示; 第5圖是顯示由一命令解碼器所執行的命令確認程 序之一流程圖;及 經濟部智慧財產局員工消費合作社印製 第6圖是一圖式,顯示出在轉換後所獲得之一加密 命令及一共同命令間之關係。 較佳實施例之詳細說明 本發明之較佳實施例現將被描述。然而,應注意的 是,本發明不限於此實施例。 〜 第1圖是一個圖式,根據本發明的一實施例來説明 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 526496 經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明(5 ) 一非依電性記憶體之所有配置。一個記憶體晶胞電晶 體被提供在一晶胞矩陣MC内,該記憶體晶胞電晶體具 有放置在字組線WL及位元線BL的交會處之浮接閘極。 該等位元線BL經由一 Y閘2 0而被連接到一資料閂鎖電路 18,該Y閘20在一來自Y解碼器12的行選擇信號之接收 時被變為傳導性的。該等字組線WL由一 X解碼器1 4所選 擇且被驅動在一預定電壓。該記憶體晶胞電晶體的源 極端被連接到一源極線SL,且被控制在一預定電壓。 該資料閂鎖電路1 8被連接到一輸入/輸出緩衝器2 0, 且像自該記憶體晶胞所讀取之資料一樣,將經由資料 輸入/輸出端D 0至D j所供應之資料鎖住。 一個位址緩衝器22接收位址信號A0至Ak,且傳送這 些位址信號至一個位址閂鎖電路1 6。藉由該位址閂鎖 電路1 6鎖住之該等位址信號被傳送至該X解碼器1 4及該 Y解碼器1 2,且藉此被解碼。 一種非依電性記憶體之快閃記憶體根據一外部接收 的命令碼串列,而在内部執行資料之規劃或消去。為 了執行此操作,該記憶體包括一個命令解碼器2 6。該 命令解碼器26自該資料輸入-輸出端D0至Dj及該位址輸 入端A0至Ak中接收一串命令碼,且將它們解碼以確認 一預定命令之接收。 例如,該命令解碼器26確認一規劃命令PGMS、一消 去命令C8、或一自動選擇命令AS等之接收,且傳送一 對應的控制信號至該内部電路。當該命令解碼器確認 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -----------裝--------訂---------線 (請先閱讀背面之注意事項再填寫本頁) 526496 經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明(6 ) 該消去命令C8的接收時,該解碼器26自一個用以消去 晶片的整個内容之接連的命令碼串列、或是晶片消去 命令ERS中,或自一個用以在該記憶體晶胞矩陣中消去 一特殊扇形區域之扇形消去命令SERS中確認,且傳送 一個對應的控制信號至該内部電路。 該命令解碼器26亦接收一個重設信號RESET、一個 寫入啟動信號WE、及一個晶片啟動信號CE。 一個規劃控制信號PGMS、一個晶片消去控制信號 ERS、及一個感測消去信號SERS被傳送到一個規劃/消 去電路2 8 ’而來執行資料規劃或該記憶體晶胞電晶體 之消去’邊字組線W L、該位元線B L及該源極線S L被控 制在一預定電壓或被設為一預定狀態。 一個自動選擇區域11是諸如在其中儲存製造ID或製 造者ID之特殊資訊(特殊資料)之一個區域。在該自動 選擇區域11内的資料在一個自動選擇命·令AS之接收上 被讀取。 在此實施例之非依電性記憶體中,命令轉換電路24 及2 5被分別放置在具有命令碼供應在其中之該等輸出 緩衝器(該資料輸入/輸出緩衝器2 0及該位址緩衝莽2 2 ) 之後繼的步驟中。該等命令轉換電路24及25儲存加密 碼’且根據該加密碼來轉換被輸入之命令碼。該等命 令轉換電路2 4及2 5包括一個用以儲存該加密碼之加密 碼儲存單元,因此一個結合快閃記憶體的手提式電話 之製造者能在該儲存單元中寫入預定的加密碼。根據 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) — Ik---^---— 1·裝--------訂-----Γ---線#· (請先閱讀背面之注咅?事項再填寫本頁< 526496 經濟部智慧財產局員工消費合作社印製 A7 五、發明說明(7 ) 忒加飨碼,該等命令轉換電路24及Μ將接收 轉換為使一如兮人人& $『卩令石馬 得秧局便叙该命令解碼器26能解碼之命令螞。 因此’只有認識該加密碼的人才能了解該加密合八 碼並且,因為_個命令使用者不能提供諸如 命令或一消去命令,及為了改變内部資訊所需务^ 碼,所以資料的非法變更是高度不可能的。並且: 為用以自-特殊區域、自動選擇區域中讀取 丄 之自動選擇命令碼不能被加密,所以將發生的是貝口自 該自動選擇區域的資訊之非法讀取亦是高度不可能 的0 第2圖是說明一命令轉換電路的配置之一圖式。在 第2圖中,該命令交換電路包括位址緩衝器22、資料輸 入缓衝器20、命令解碼器26及命令轉換電路“及“。 命令碼信號在該等位址端A〇至Ak及該資料輸入/輸出 端D 0至D j中被輸入,自此使它們被内部傳送到該位址 緩衝器2 2及该資料輸入緩衝器2 〇内。之後,該等命令 碼信號經由該等命令轉換電路24及25被傳送到該命令 解碼器2 6中,自該命令解碼器2 6使一個命令位址信號 被傳送到该位址閃鎖電路1 β,且一個命令資料輸入信 號被傳送到該資料閂鎖電路1 8中。 在該等命令轉換電路24及25中,包括一個轉換器50 及一個包括NAND閘極41、42、43之選擇器40,而用於 每個位址端Α0至Ak及資料輸入/輸出端D0至Dj。儲存 在該轉換器50内之加密碼被用來轉換該輸入命令碼信 -10- 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 裝--------訂---------線 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 526496 A7 ___ B7 五、發明說明(8 ) 號。根據選擇信號Z及ZB,該選擇器40選出該轉換器5〇 已由使用該加密碼而在其中轉換之一個輪入作號,或 一個未改變之輸入信號。 該等選擇信號Z及ZB由一個選擇信號產生器3〇所產 生。該選擇信號ZB是一個反相的選擇信號z,且當該選 擇信號ZB在準位Η時,一個轉換的信號之傳送被啟動, 而在該選擇信號ΖΒ在準位L時,該未變的輸入信號之傳 送被啟動。包括在該選擇信號產生器3 〇中是一個n〇r間 31、一個由一反相器及一 N0R閘所構成之閂鎖電路32、 及一個反相器33。該自動選擇信號AS、該規劃信號pgmS 及該消去確認信號C8被傳送到該NOR閘31,且當這些信 號之一在準位Η時,該N0R閘3 1的輸出進行到準位l、該 選擇信號Z被變為準位Η、且該選擇信號zb被變為準位 L。當該重設信號RESET在準位Η時,該選擇信號ζ被設 定在準位L且該反相的信號ΖΒ被設定在準位η。 因為當該重設信號RESET在準位Η時,該選擇信號Ζ 被設定在準位L且該反相的信號ΖΒ被設定在準位Η,因 此’該轉換器5 0已由使用該加密碼來轉換之一個輸入 信號是經由一 NAND閘42而被傳送到該命令解碼器26。 但當該自動選擇信號AS、該規劃信號PGMS及該消去確 認信號C8之至少一個在準位L時,該選擇信號Z進行到 準位Η且該反相的信號ZB進行到準位l,之後,在該NADN 閘4 1准許該未變的輸入信號之輸出時,該ν A D Ν閘4 2阻 止一由該轉換器5 0所轉換的輸入信號之輸出。 -11 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -----------裝--------訂---------線 (請先閱讀背面之注音?事項再填寫本頁) 526496SUMMARY OF THE INVENTION Therefore, the rewriting or reading of one of the objects of the present invention provides an effective method for suppressing the internal casting. _ Electrical memory or flash memory Another object of the present invention is to provide a kind of rewriting or reading data which can be used for internal memory or flash memory. . 7 Non-Electrical Properties of the Horse Series In order to achieve the above purpose, 9 aspects of the non-Electrical properties of the flash memory according to the present invention, such as the hidden body, one for planning the consumption and the second, or reading special The life of the material ^ 7 Ma Yue b was added. According to a preferred embodiment, 'in a non-dependent memory module, a command converter is provided at a subsequent stage of the processor' and a command code is input. , HaiT instructs the converter to store the encryption code, and uses the encryption code to convert the input command code. According to another preferred embodiment, when the predetermined command code is confirmed according to the command code obtained by the command converter, the 3 guard ' 50 command converter enters a stable state or a non-selected state. Therefore, the _ address and data inputted along with the command code can be constantly supplied to an internal circuit. And, according to another aspect of the present invention, in order to achieve the above object, a non-electrical memory that receives a command code for planning erasure or reading a special code and executes a corresponding predetermined internal program includes: a majority Each input terminal, the command code is transmitted to these input terminals; a command converter for each input terminal and storage of encrypted data, the paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm) (Please read the precautions on the back before filling out this page) Installation -------- Order --------- Line · Printed by the Consumer Consumption Cooperative of Intellectual Property Bureau of the Ministry of Economic Affairs 526496 A7 B7 V. Invention Note (4) is used to convert the command code received by each input terminal by encrypting the data; and (please read the precautions on the back before filling this page) a " 卩 7 decoder, which will be used by the The command code converted by the command converter is decoded, and the supply action of a corresponding command is confirmed. According to these preferred practical examples, with the command data, the input terminal is supplied with an address k number or a data signal for a predetermined internal program, and after confirming the supply action of the command code in the command decoder The command converter does not perform a conversion based on the encrypted data. According to an additional preferred embodiment, the command converter includes a non-electrically encrypted and password-stored transistor for recording the encrypted data. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a diagram illustrating all configurations of a non-electrical memory according to an embodiment of the present invention; FIG. 2 is a diagram showing a configuration of a command exchange circuit; Figure 3 is a circuit diagram showing one of the converters; Figure 4 is a diagram showing a converter for the converter; Figure 5 is a flowchart showing a command confirmation procedure executed by a command decoder ; And Figure 6 printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs is a diagram showing the relationship between an encrypted order and a common order obtained after the conversion. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will now be described. It should be noted, however, that the present invention is not limited to this embodiment. ~ Figure 1 is a diagram illustrating an embodiment of the present invention to apply the Chinese National Standard (CNS) A4 specification (210 X 297 mm) to this paper size. 526496 Printed by the Consumers ’Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs A7 B7 5. Description of the invention (5) All configurations of a non-electrically-dependent memory. A memory cell transistor is provided in a cell matrix MC. The memory cell transistor has floating gates placed at the intersection of the word line WL and the bit line BL. The bit lines BL are connected to a data latch circuit 18 via a Y gate 20, which becomes conductive when a row selection signal from the Y decoder 12 is received. The block lines WL are selected by an X decoder 14 and are driven at a predetermined voltage. The source terminal of the memory cell transistor is connected to a source line SL and is controlled at a predetermined voltage. The data latch circuit 18 is connected to an input / output buffer 20, and like the data read from the memory cell, the data will be supplied through the data input / output terminals D0 to Dj. Locked. An address buffer 22 receives the address signals A0 to Ak and transmits these address signals to an address latch circuit 16. The address signals locked by the address latch circuit 16 are transmitted to the X decoder 14 and the Y decoder 12 and are thereby decoded. A non-electrical flash memory performs internal data planning or erasure based on an externally received command code sequence. To do this, the memory includes a command decoder 26. The command decoder 26 receives a series of command codes from the data input-output terminals D0 to Dj and the address input terminals A0 to Ak, and decodes them to confirm receipt of a predetermined command. For example, the command decoder 26 confirms the reception of a planning command PGMS, a cancel command C8, or an automatic selection command AS, etc., and transmits a corresponding control signal to the internal circuit. When the order decoder confirms that this paper size applies to the Chinese National Standard (CNS) A4 specification (210 X 297 mm) ----------- installation -------- order ---- ----- line (Please read the notes on the back before filling this page) 526496 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs A7 B7 V. Description of the invention (6) When the cancellation order C8 is received, the decoder 26 From a series of successive command codes used to erase the entire contents of the chip, or from the wafer erase command ERS, or from a sector erase command SERS to erase a special sector area in the memory cell matrix. Confirm and send a corresponding control signal to the internal circuit. The command decoder 26 also receives a reset signal RESET, a write enable signal WE, and a chip enable signal CE. A planning control signal PGMS, a chip erasing control signal ERS, and a sensing erasing signal SERS are transmitted to a planning / erasing circuit 28 to perform data planning or erasing of the memory cell transistor. The line WL, the bit line BL, and the source line SL are controlled at a predetermined voltage or set to a predetermined state. An automatic selection area 11 is an area such as special information (special data) in which a manufacturing ID or a manufacturer ID is stored. The data in the automatic selection area 11 is read on reception of an automatic selection command AS. In the non-dependent memory of this embodiment, the command conversion circuits 24 and 25 are respectively placed in the output buffers (the data input / output buffer 20 and the address) in which command codes are supplied. Buffer mang 2 2) in subsequent steps. The command conversion circuits 24 and 25 store encrypted codes' and convert the input command codes based on the encryption code. The command conversion circuits 24 and 25 include a cipher storage unit for storing the cipher, so that a maker of a portable phone incorporating a flash memory can write a predetermined cipher in the storage unit. . According to the paper size, the Chinese National Standard (CNS) A4 specification (210 X 297 mm) is applied — Ik --- ^ ---— 1 · Packing -------- Order ----- Γ-- -线 # · (Please read the note on the back? Matters before filling out this page < 526496 Printed by A7 of the Intellectual Property Bureau of the Ministry of Economic Affairs and Consumer Cooperatives. V. Description of the invention (7) 飨 Code, the order conversion circuit 24 And M will convert the reception into a command that is as good as everyone & $ 『卩 令 石 马 得 杨 局 will describe the order decoder 26 that the order decoder 26 can decode. Therefore, 'Only anyone who knows the encryption code can understand the encrypted combination. Eight yards, and because _ command users cannot provide commands such as a command or a cancel command, and the code required to change internal information, illegal changes of information are highly unlikely. And: for self-special areas 2. The automatic selection command code read in the automatic selection area cannot be encrypted, so what will happen is that the illegal reading of the information from the automatic selection area is also highly impossible. Figure 2 illustrates a command conversion One diagram of the circuit configuration. In Figure 2, this command exchanges electricity Including address buffer 22, data input buffer 20, command decoder 26 and command conversion circuit "and". The command code signals are at the address terminals A0 to Ak and the data input / output terminals D0 to D j are inputted, and then they are transmitted internally to the address buffer 22 and the data input buffer 20. After that, the command code signals are transmitted to the command conversion circuits 24 and 25. In the command decoder 26, a command address signal is transmitted from the command decoder 26 to the address flash circuit 1 β, and a command data input signal is transmitted to the data latch circuit 18. Among these command conversion circuits 24 and 25, a converter 50 and a selector 40 including NAND gates 41, 42, 43 are used for each of the address terminals A0 to Ak and the data input / output terminal D0. To Dj. The encryption code stored in the converter 50 is used to convert the input command code letter -10- This paper size applies to China National Standard (CNS) A4 (210 X 297 mm). Packing ----- --- Order --------- line (Please read the precautions on the back before filling this page) Ministry of Economy Printed by the Intellectual Property Bureau employee consumer cooperative 526496 A7 ___ B7 V. Invention Description (8). According to the selection signals Z and ZB, the selector 40 selects one of the converters 50, which has been converted by using the encryption code. Rotation number, or an unchanged input signal. The selection signals Z and ZB are generated by a selection signal generator 30. The selection signal ZB is an inverted selection signal z, and when the selection signal ZB At the level Η, transmission of a converted signal is started, and when the selection signal ZB is at the level L, transmission of the unchanged input signal is started. Included in the selection signal generator 3 are a nor interval 31, a latch circuit 32 composed of an inverter and a NOR gate, and an inverter 33. The automatic selection signal AS, the planning signal pgmS, and the erasure confirmation signal C8 are transmitted to the NOR gate 31, and when one of these signals is at the level Η, the output of the NOR gate 31 is advanced to the level l, the The selection signal Z is changed to the level Η, and the selection signal zb is changed to the level L. When the reset signal RESET is at the level Η, the selection signal ζ is set at the level L and the inverted signal ZB is set at the level η. Because when the reset signal RESET is at the level Η, the selection signal Z is set at the level L and the inverted signal ZB is set at the level Η, 'the converter 50 has already used the encryption code. An input signal to be converted is transmitted to the command decoder 26 via a NAND gate 42. However, when at least one of the automatic selection signal AS, the planning signal PGMS, and the cancellation confirmation signal C8 is at the level L, the selection signal Z goes to the level Η and the inverted signal ZB goes to the level l, and thereafter When the NADN gate 41 allows the output of the unchanged input signal, the v AD N gate 4 2 prevents the output of an input signal converted by the converter 50. -11-This paper size is applicable to China National Standard (CNS) A4 (210 X 297 mm) ----------- installation -------- order ------- --Line (Please read the phonetic on the back? Matters before filling out this page) 526496

經濟部智慧財產局員工消費合作社印製 五、發明說明(9 因此’如以下將被描述的,響應於該信號RESET, 該等命令轉換電路24及25使用該加密碼來執行一個用 於輸入的命令碼信號之轉換程序。一旦該命令解碼器26 决疋其自動選擇信號AS,該規劃信號PGMS及該消去 確認信號C8之至少一個會在準位l,接著該等選擇信 號Z及ZB被反相’且該等命令轉換電路24及25即不執 行上述之轉換程序,反而將接收的位址及資料信號不 變地傳送至該命令解碼器26或該位址閂鎖電路丨6及該 資料閂鎖電路1 8内。 第3圖疋一個顯示該轉換器5〇之圖示,及第4圖是顯 示一個由该轉換器5 〇所使用之轉換表的一圖示。該轉 換器50包括一個加密碼儲存單元52、一反相器55、一 唯一的NOR閘56及一加密碼寫入電路57。該加密碼儲 存單元52包括:一個具有浮接閘極之儲存電晶體54 ; 及一個被連接到一電源Vcc之負載電阻53。該加密碼是 藉由將電子注入該儲存電晶體54的浮接閘極内而儲 存。 -亥加雄碼寫入電路57被連接到一輸入端IN,且例 如’當一預定電壓被施加在該輸入端IN上時,關於該 加密碼儲存電晶體54之規劃情況被放置在一準備狀 態,且例如,在一 5 V電壓經由一端32被施加在該電晶 體54的汲極節點N丨時,一丨〇v電壓被施加在一連接到 該電晶體54的控制閘之端81上。因此,電子被注入至 該電晶體54的浮接閘極,且一臨界電壓被提高。 ____ -12- 本紙張尺度適用;關家標準(CNS)A4規格(21〇 x 297公羞------ •裝--------訂---------線-^· (請先閱讀背面之注意事項再填寫本頁) 526496 經濟部智慧財產局員工消費合作社印制衣 A7 B7 五、發明說明(W ) 在4加岔碼儲存單元52的最初狀態中,電子未被注 窃至以儲存電日日體5 4之浮接閘極内,即,該臨界電壓 是低的在此狀悲中,如第4圖所示,當施加一電源供 應電壓Vcc至該端S1時,該節點端N1進行至準位L,且 該反相器55的輸出E1進行至準位Η(邏輯1)。因此,該 ENOR間56並未反相該輸入信號ΙΝ且輸出未變的信號。 該加密碼儲存單元52的儲存電晶體54是由規劃來儲 存該加密碼。於是,當施加一電源供應電壓Vcc至該端 si時,該儲存電晶體54的臨界電壓被提高且該汲極節 點N1進行至準位η,因此該反相器55的輸出ei降至準 位L(邏輯〇)。因此,該EN〇R^g 56將該輸入信號in反相 且輸出該反相之信號。 如上述’當將該加密碼被寫入該等命令轉換電路24 或2 5之轉換器5 0内時(一規劃),在一對應的位址端或 資料輸入端中所輸入之命令碼信號被反相。當該加密 碼未被寫入時’在一對應的位址端或資料輸入端中所 輸入之命令碼信號不被反相。於是,被輸入之命令碼 信號是根據該加密碼來轉換,且結果的信號被傳送至 該命令解碼器26。因此,只有一個進入加密碼的使用 者能進入被加密之命令碼。即使當一命令使用者知道 一規劃或消去命令碼時,祗要使用者不知該加密碼, 其幾乎不可能非法重寫内部資料、或自該自動選擇區 域中讀取資料。再者,當不同的加密碼被寫至每個快 閃記憶體時,被儲存在快閃記憶體中的大量資料之非 -13- 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ------------裝--------訂---------線 (請先閱讀背面之注咅?事項再填寫本頁) 526496Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs V. Invention Description (9 Therefore 'as will be described below, in response to the signal RESET, the command conversion circuits 24 and 25 use the encryption code to execute a The conversion procedure of the command code signal. Once the command decoder 26 determines its automatic selection signal AS, at least one of the planning signal PGMS and the cancellation confirmation signal C8 will be at level 1, and then the selection signals Z and ZB are inverted. Phase, and the command conversion circuits 24 and 25 do not perform the above conversion procedure, but instead send the received address and data signals to the command decoder 26 or the address latch circuit 6 and the data. The latch circuit 18 is shown in Figure 3. A diagram showing the converter 50 and a diagram showing a conversion table used by the converter 50. The converter 50 includes A cryptographic storage unit 52, an inverter 55, a unique NOR gate 56, and a cryptographic writing circuit 57. The cryptographic storage unit 52 includes: a storage transistor 54 having a floating gate; and a Connected A load resistor 53 of a power source Vcc. The encryption code is stored by injecting electrons into the floating gate of the storage transistor 54.-Hega male code writing circuit 57 is connected to an input terminal IN, and for example 'When a predetermined voltage is applied to the input terminal IN, the planning of the encrypted storage transistor 54 is placed in a ready state, and, for example, a 5 V voltage is applied to the transistor through terminal 32. At the drain node N of 54, a voltage of 0V is applied to a terminal 81 connected to the control gate of the transistor 54. Therefore, electrons are injected into the floating gate of the transistor 54 and a The critical voltage is increased. ____ -12- This paper is applicable; CNS A4 specification (21〇x 297) ------ • installed -------- ordered ---- ----- Line- ^ · (Please read the precautions on the back before filling out this page) 526496 Printed clothing A7 B7 by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 5. Description of the invention (W) Add 4 fork code storage unit In the initial state of 52, the electrons have not been injected into the floating gate of the solar cell 5 4 to store electricity, that is, the threshold voltage is In this situation, as shown in FIG. 4, when a power supply voltage Vcc is applied to the terminal S1, the node terminal N1 goes to the level L, and the output E1 of the inverter 55 goes to the level (Logic 1). Therefore, the ENOR 56 does not invert the input signal IN and outputs an unchanged signal. The storage transistor 54 of the encryption code storage unit 52 is planned to store the encryption code. Therefore, when When a power supply voltage Vcc is applied to the terminal si, the threshold voltage of the storage transistor 54 is increased and the drain node N1 goes to the level η, so the output ei of the inverter 55 drops to the level L (logic 〇). Therefore, the EN0R ^ g 56 inverts the input signal in and outputs the inverted signal. As described above, when the encryption code is written in the converter 50 of the command conversion circuit 24 or 25 (a plan), the command code signal input in a corresponding address end or data input end Being inverted. When the encryption code is not written, the command code signal input in a corresponding address terminal or data input terminal is not inverted. Then, the inputted command code signal is converted based on the encryption code, and the resulting signal is transmitted to the command decoder 26. Therefore, only one user who enters the encryption code can enter the encrypted command code. Even when a command user knows a plan or deletes the command code, it is almost impossible for the user to illegally rewrite internal data or read data from the automatic selection area without asking the user to know the password. In addition, when different encryption codes are written to each flash memory, the non--13 of a large amount of data stored in the flash memory is applicable to the Chinese National Standard (CNS) A4 specification (210 X 297 mm) ------------ install -------- order --------- line (please read the note on the back first? Matters before filling out this page ) 526496

經濟部智慧財產局員工消費合作社印製 五、發明說明(11 ) 法重寫或讀取能被實質預防。 第5圖是一個用於由該命令解碼器26所執行的命令 確認程序之流程圖。在第5圖中的命令確認程序現將與 該等命令轉換電路24及25之操作一起被描述。假設, 如一例子的命令碼,一個12位元的信號及一個8位元的 信號分別自一 1 2位元位址端及自一 8位元資料輸入端被 傳送。在該流程圖中,該命令碼被使用十六進位數字 系統來表示。例如,在命令碼、、5 5 5 A A "被輸入之步 驟S2中:、、555 "在12位元位址端中被輸入且、、AA,, 在8位元資料/輸入端中被輸入。 如第5圖所示,首先,該重設信號RESET被輸入。 在該重設信號RESET之接收時,第2圖的閂鎖電路32中 的該NOR閘之輸出進行到準位L、該選擇信號Z進行到 L、該反相選擇信號ZB進行到Η、及該等命令轉換電路 24及2 5被設為將該加密碼用來轉換該命令碼之一個模 式。 在第5圖中,當該命令解碼器26依序接收'' 555 ΑΑ"、 、、2AA55’,及、、555907/ (S2、S3 及 S4)之命令碼時,該 自動選擇命令AS被確認。當該自動選擇命令AS被確認 時(S5),被儲存在該自動選擇區域1 1中之資料被讀取 (S6) 〇 同時,該命令轉換電路24或2 5藉由使用該加密碼而 反相該命令碼來轉換該輸入命令碼。因此,當已使用 該加密碼加密之自動選擇命令碼自一外部電源接收 -14- -----------裝--------訂---------線i^w. (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) "" 526496 A7Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 5. Invention Description (11) Law rewriting or reading can be substantially prevented. FIG. 5 is a flowchart of a command confirmation procedure executed by the command decoder 26. The command confirmation procedure in Fig. 5 will now be described along with the operation of these command conversion circuits 24 and 25. Assume that, as an example command code, a 12-bit signal and an 8-bit signal are transmitted from a 12-bit address terminal and from an 8-bit data input terminal, respectively. In this flowchart, the command code is represented using a hexadecimal number system. For example, in the command code, 5 5 5 AA " is entered in step S2: ,, 555 " are entered in the 12-bit address side, and, AA, are in the 8-bit data / input side Was entered. As shown in FIG. 5, first, the reset signal RESET is input. Upon receiving the reset signal RESET, the output of the NOR gate in the latch circuit 32 of FIG. 2 goes to the level L, the selection signal Z goes to L, the inversion selection signal ZB goes to Η, and The command conversion circuits 24 and 25 are set to a mode in which the encryption code is used to convert the command code. In FIG. 5, when the command decoder 26 sequentially receives the command codes of `` 555 ΑΑ ",,, 2AA55 ', and, 555907 / (S2, S3, and S4), the automatic selection command AS is confirmed. . When the automatic selection command AS is confirmed (S5), the data stored in the automatic selection area 11 is read (S6). At the same time, the command conversion circuit 24 or 25 is reversed by using the encryption code. The command code is converted to the input command code. Therefore, when the automatic selection command code encrypted with the password has been received from an external power source -14- ----------- install -------- order ------- --Line i ^ w. (Please read the precautions on the back before filling in this page) This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) " " 526496 A7

經濟部智慧財產局員工消費合作社印製 五、發明說明(12 ) 時,該碼由該命令轉換電路24或25轉換,且上述的共 同命令碼被傳送至該命令解碼器26。當該命令解碼辱二 確認出該自動選擇命令時,該自動選擇信號AS進行至 準位Η、在該命令轉換電路24或25中的閂鎖電路“之 狀態被反相,且之後使用該加密碼之轉換程序不會被 執行。 當該命令解碼器26依序接收命令碼、、555ΑΑ,,、 、、2AW 及、、55入0,,(82、83及37)時,該規劃命令1>(}1^ 被確認。亦,在已使用該加密碼所加密的命令碼自一 外部電源被接收,且由該命令轉換電路24或25來轉換 之情況中。上述該等三個命令碼被依序傳送至該命令 解碼器2 6。 當該命令解碼器26確認該規劃碼(S8)時,用於該等 命令轉換電路24及25之轉換模式被刪去,且之後所接 收之位址信號及資料信號不會使用該加密碼來轉換; 反之’該等信號被不變地傳送至該位址閃鎖電路2 6及 該資料閂鎖電路1 8(S9)。因此,規劃所需之位址信號 及資料信號能被不變地輸入,而不顧該加密瑪之呈現, 且之後,該規劃/消去電路28將在一預定位址(sl〇)中 執行用於一記憶體晶胞之規劃程序。 當該命令解碼器26依序接收命令碼、、555AA/,、 、、2AA55” 及、、555 80 ”(S2、S3 及 S11)時,該消去命 令C8被確認(S 12)。該等消去命令包含一用以消去一完 整晶片之晶片消去命令,及多個用以消去在一晶片上 -15- 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) — h---^-----•裝--------訂---------線·· (請先閱讀背面之注意事項再填寫本頁) 526496Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs. 5. In the description of the invention (12), the code is converted by the command conversion circuit 24 or 25, and the above-mentioned common command code is transmitted to the command decoder 26. When the command is decoded and the automatic selection command is confirmed, the automatic selection signal AS is advanced to the level 之, the state of the latch circuit "in the command conversion circuit 24 or 25 is inverted, and the addition is used later. The password conversion program will not be executed. When the command decoder 26 receives the command codes, 555AA,,,,, 2AW and, 55 into 0, (82, 83, and 37), the planning command 1 > (} 1 ^ is confirmed. Also, in the case where the command code encrypted using the encryption code is received from an external power source and converted by the command conversion circuit 24 or 25. The above three command codes Are sequentially transmitted to the command decoder 26. When the command decoder 26 confirms the planning code (S8), the conversion modes for the command conversion circuits 24 and 25 are deleted, and the bits received thereafter The address signal and data signal will not be converted using the encryption code; otherwise, the signals will be transmitted to the address flash circuit 26 and the data latch circuit 18 (S9). Therefore, planning needs Address signals and data signals can be input constantly, regardless of After the presentation of Mimar, and after that, the planning / erasing circuit 28 will execute a planning procedure for a memory cell at a predetermined address (s10). When the command decoder 26 receives the command codes, When 555AA / ,,,, 2AA55 ”and 555 80” (S2, S3, and S11), the erase command C8 is confirmed (S 12). The erase commands include a wafer erase command to erase a complete wafer. , And a number of to eliminate on a wafer -15- This paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm) — h --- ^ ----- • equipment ---- ---- Order --------- Line ·· (Please read the precautions on the back before filling this page) 526496

的個別扇形之眉农、由L人人 m扇形巧去命令 '然而,因為該消去操縱 、 的貝枓,所以需要一個長的特殊命令碼 (請先閱讀背面之注音?事項再填寫本頁} 一進 因此,在該消去命令C8進入後,需要多於 二個的命令碼之進入。 j 、田名去命令C8由該命令解碼器26所確認時,在 選擇‘旎產生器3 〇中的閂鎖電路3 2之狀態被反相, 且由使用忒加密碼的命令轉換電路24及25所執行之轉 換程序被抑制。 當該命令解碼器26依序接收命令碼、、555aa// 、 、、2AA55” 及、、5 55 1 (r (S13、814及815)時,該晶片 消去命令ERS被確認(S16)。響應於此,由所有在該晶 片上的記憶體電晶體所持有之資料消去被啟動(si7)。 同日守由外部電源所輸入之命令碼被未變地傳送至 該命令碼器26。應注意的是,在該晶片消去操作中, 之後不需一個位址的供應。 當該消去命令C8被確認且該命令解碼器26依序接 收命令碼、、555AA" 、、、2AA55,,及、、資料 3〇〃(S13、 經濟部智慧財產局員工消費合作社印制取 S14及S18)時,該扇形消去命令SERS被確認(S19)。同 時,該外部輸入命令亦被未變地傳送至該命令解碼器26 中。再者’使用§亥加岔碼之轉換未被執行於成功的位 址信號及資料信號。 當該扇形消去命令SERS被確認時(S19),一個扇形 位址被輸入為一個消去之目標(S20),且有關的扇形被 消去(S 2 1)。該扇形位址信號不需使用該加密碼來作加 -16· 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 526496The individual fan-shaped eyebrows are ordered by L Renren m fan. However, because it is necessary to eliminate the manipulation and the shellfish, a long special command code is required (please read the phonetic on the back? Matters before filling out this page} As a result, after the cancellation command C8 is entered, more than two command codes are required to be entered. J. When the field name goes to command C8 is confirmed by the command decoder 26, when selecting the '旎 generator 3 〇 The state of the latch circuit 32 is inverted, and the conversion procedures performed by the command conversion circuits 24 and 25 using the encrypted code are suppressed. When the command decoder 26 sequentially receives the command code, 555aa //,, , 2AA55 ”, and 5 55 1 (r (S13, 814, and 815), the chip erasing command ERS is confirmed (S16). In response, all memory transistors on the chip are held by the chip Data erasure is activated (si7). The same day code of the command input from the external power source is transmitted unchanged to the command coder 26. It should be noted that in the chip erasing operation, an address supply is not required afterwards When the cancel command C8 is confirmed and the command is resolved When the encoder 26 sequentially receives the command codes, 555AA ",,, 2AA55, and, and the data 30〃 (S13, S14 and S18 are printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs), the sector erases the command SERS It is confirmed (S19). At the same time, the external input command is also transmitted unaltered to the command decoder 26. Furthermore, the conversion using §Haga code is not performed on the successful address signal and data signal. When the sector erase command SERS is confirmed (S19), a sector address is input as a cancellation target (S20), and the relevant sector is deleted (S 2 1). The sector address signal does not need to use the plus Add the password to -16 · This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) 526496

五、發明說明(14) 密動作。 (請先閱讀背面之注意事項再填寫本頁) 第6A、6B及6C圖顯示一個在一加密碼及一由轉換 所獲得的正常命令間之關係。第6 A圖是顯示一用於規 劃命令的正常命令順序之一圖式。如參考第5圖所說明 的,該規劃碼在該等命令碼、、555AA,,、 、、2AA55,,及 、555 A0〃被依序供應時被確認出。亦即,如第6圖所 示,當在二進位數字系統中的、' 0101 0101 〇1〇1"、、' 1〇10 1010〃、、、0010 1010 1010〃、、、0101 〇l〇r 及、、〇1(Π 0101 0101〃 ''ΙΟΙΟΟΟΟΟ"被依序供應給該等位址端Α0至Ak 及該等資料輸入端DO至Dj時,該規劃命令被確認。之 後,該規劃位址PA及該規劃資料PD被傳送至該等位 址端及該等資料輸入端。 假設用於該位址之加密碼(1111 1011 1101)及用於 該資料之加密碼(1111 〇〇 11)被規劃且儲存在該加密碼 儲存單元52之儲存電晶體54内。亦即,假設該第六位 元及第Η—位元之位址加密碼自最有效位元中被規劃 在該儲存電晶體54(資料0)内,且該第五及第六位元之 資料加密碼被規劃在該儲存電晶體(資料0)内。 經濟部智慧財產局員工消費合作社印製 第6Β圖是顯示使用該加密碼所加密的命令順序之 一個圖式。因為用於第六位元及第十一位元之位址加 密碼被規劃,所以在這些位元之信號必須被反相為該 加密命令碼。 特別地,如第6Β圖所示,在該等位址端Α0至Ak及 該等資料輸入端D0至Dj之加密碼為、、0101 0001 01 1 1 " -17- 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 526496 A7 B7 經濟部智慧財產局員工消費合作社印製 五、發明說明(15 ) 、、10100110〃、、、0010 1 1 10 1000〃 、、〇1〇11〇〇1//、 noioooiour Μ010110(Γ 。當這些加密命令 碼被依序接收時,該等命令轉換電路2 4及2 5使用該位 址加密碼(1 1 1 1 1 〇 1 1 1 1 〇 1)及該資料加密碼(丨丨i i 〇〇 J J) 來轉換該等接收的命令碼且獲得與該等正常命令碼(第 6A圖)相同之命令碼,如第6C圖所示。 即使當加密命令碼被輪入時,因為該等命令轉換電 路24及25的轉換功能在該規劃命令已確認後被重設, 所以一未被加密之正常位址及資料能被設置為該規劃 位址P A及該規劃資料p d。 如上述’根據本發明之較佳實施例,因為該加密碼 被儲存在該等命令轉換電路内,所以在該記憶體中, 伴隨資料改變之該規劃命令及該消去命令能使用專用 的加密碼來加密。因此,只能在已進入該加密碼的人 後改變該資料。再者,因為相似的加密碼被儲存用於 一個自動選擇命令,所以只有知道該加密碼的人能自 該自動選擇區域中讀取特殊資料。 根據本發明,在一非依電性記憶體中的資料之非法 改變或讀取能被實質預防。 本發明的範圍不限於上述實施例,且包括該發明及 其同等物,如在本發明之專利中所引述的。 _____-18- 本紙張尺度適用中國國豕標準(CNS)A4規格(21〇 x 297公餐) 裝--------訂---------線i^w. (請先閱讀背面之注意事項再填寫本頁) 526496 A7 B7 五、發明說明(16 12 Y解碼器 1 6 位址閂鎖電路 20 Y閘 26 命令解碼器 C8消去命令 28 規劃/消去命令 40 選擇器 50 轉換器 3 1 NOR(或)閘 3 3 反相器 5 5 反相器 56 ENOR(互斥反或)閘 元件標號對照表 14 X解碼器 1 8 資料閂鎖電路 22 位址緩衝器 PGMS 規劃命令 AS自動選擇命令 24、25命令轉換電路 41、42、43 NAND(反及)閘 30 選擇信號產生器 3 2 閂鎖電路 52 加密碼儲存單元 54 儲存電晶體 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 19 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)V. Description of the invention (14) Secret action. (Please read the notes on the back before filling out this page) Figures 6A, 6B and 6C show the relationship between a OnePlus password and a normal command obtained by conversion. Figure 6A is a diagram showing a normal command sequence for planning commands. As explained with reference to Figure 5, the planning code is confirmed when the order codes, 555AA,,,, 2AA55, and, 555 A0〃 are sequentially supplied. That is, as shown in FIG. 6, when in a binary digital system, '0101 0101 〇1〇1 " ,,' 1〇10 1010〃,, 0010 1010 1010〃 ,, 0101 〇l〇r And, 〇1 (Π 0101 0101〃 `` ΙΟΙΟΟΟΟΟΟ " was sequentially supplied to the address terminals A0 to Ak and the data input terminals DO to Dj, the planning order was confirmed. After that, the planned address The PA and the planning data PD are transmitted to the address end and the data input end. It is assumed that the encryption code (1111 1011 1101) and the encryption code (1111 0011) used for the address are It is planned and stored in the storage transistor 54 of the encrypted storage unit 52. That is, it is assumed that the address plus password of the sixth bit and the third bit is programmed from the most significant bit in the stored transistor. 54 (data 0), and the fifth and sixth bits of data plus passwords are planned in the storage transistor (data 0). Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs, Figure 6B shows the use of the A diagram of the order of the commands encrypted by the password. Because it is used for the sixth and eleventh bits The address plus password is planned, so the signals at these bits must be inverted to the encryption command code. In particular, as shown in Figure 6B, at the address terminals A0 to Ak and the data input terminals The passwords from D0 to Dj are ,, 0101 0001 01 1 1 " -17- This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) 526496 A7 B7 Printed by the Consumers ’Cooperative of Intellectual Property Bureau of the Ministry of Economic Affairs System five, description of the invention (15), 10100110〃 ,, 0010 1 1 10 1000 、, 〇1〇11〇〇1 //, noioooiour M010110 (Γ. When these encryption command codes are received in order, the Wait for the command conversion circuits 2 4 and 25 to use the address plus password (1 1 1 1 1 〇1 1 1 1 〇1) and the data plus password (丨 丨 ii 〇〇JJ) to convert the received command codes And get the same command codes as these normal command codes (Figure 6A), as shown in Figure 6C. Even when the encrypted command code is rotated, because the conversion function of these command conversion circuits 24 and 25 is in the plan The command is reset after being confirmed, so a normal address and data that is not encrypted can Set to the planning address PA and the planning data pd. As described above, 'According to the preferred embodiment of the present invention, because the encryption code is stored in the command conversion circuits, in the memory, as the data changes, The planning command and the cancel command can be encrypted using a dedicated encryption code. Therefore, the information can only be changed after the person who has entered the encryption code. Furthermore, because similar encryption codes are stored for an automatic selection command, only those who know the encryption code can read special information from the automatic selection area. According to the present invention, illegal alteration or reading of data in a non-electronic memory can be substantially prevented. The scope of the invention is not limited to the embodiments described above, and includes the invention and its equivalents, as cited in the patent of the invention. _____- 18- This paper size is applicable to China National Standard (CNS) A4 (21〇x 297 meals). -------- Order --------- line i ^ w. ( Please read the notes on the back before filling this page) 526496 A7 B7 V. Description of the invention (16 12 Y decoder 1 6 address latch circuit 20 Y gate 26 command decoder C8 cancel command 28 planning / erasing command 40 selector 50 Converter 3 1 NOR (or) gate 3 3 Inverter 5 5 Inverter 56 ENOR (mutual exclusive OR gate) symbol comparison table 14 X decoder 1 8 Data latch circuit 22 Address buffer PGMS planning Command AS automatic selection command 24, 25 command conversion circuit 41, 42, 43 NAND (reverse) gate 30 selection signal generator 3 2 latch circuit 52 plus password storage unit 54 storage transistor (please read the precautions on the back first) (Fill in this page) Printed by the Employees' Cooperatives of the Intellectual Property Bureau of the Ministry of Economy 19 This paper size applies to China National Standard (CNS) A4 (210 X 297 mm)

Claims (1)

526496 Λ8 Β8 C8 1· -種非依電性記憶體,其係接收一用以規則 去、或讀取特殊資料之命令碼,且執行一對施消 預定7部程序,該非依電性記憶體包含·· %的 多數個輸入端,該命令碼即被傳送到其上; 個針對該等輸入端中之每個設置且儲存… 資料之命令轉換器,其係用以藉由使用該加 料而將在各該輸入端上接收之該命令碼轉換;及貝 個/卩7解碼器,用以將由該命令轉換器所轉 換之該命令碼解碼且確認一對應的命令之供應動 作。 〜 2 ·如申請專利範圍第1項之非依電性記憶體,其中, 隨著該命令資料,該輸入端被供應以用於該預定 内部程序之一位址信號或一資料信號;且在該命 令解碼器確認該命令碼的該供應動作後,該命令 轉換器即不根據該加密資料來執行一轉換。 3 ·如申請專利範圍第1項之非依電性記憶體,其中 該命令轉換器包括一個用以記錄該加密資料之非 依電性加密碼儲存電晶體。 4 ·如申請專利範圍第2項之非依電性記憶體,其中 該命令轉換器包括一個用以記錄該加密資料之非 依電性加密碼儲存電晶體。 _______ - 20 - 本國家標準(^7^11〇><297公釐) ----Μ--ί----__ (請先閱讀背面之注意事項再填寫本頁) -訂_ 經濟部智慧財產局員工消費合作社印製526496 Λ8 Β8 C8 1 ·-A type of non-dependent memory, which receives a command code for regular access or reads special data, and executes a pair of 7 cancellation procedures. The non-dependent memory Contains a number of input terminals, the command code is transmitted to it; a command converter that sets and stores ... data for each of these input terminals, which is used by using the feed The command code received on each of the input terminals is converted; and a / 7 decoder is used to decode the command code converted by the command converter and confirm the supply action of a corresponding command. ~ 2 · If the non-dependent memory of item 1 of the scope of patent application, wherein, with the command data, the input terminal is supplied for an address signal or a data signal of the predetermined internal program; and After the command decoder confirms the supply action of the command code, the command converter does not perform a conversion based on the encrypted data. 3. The non-dependent memory according to item 1 of the patent application, wherein the command converter includes a non-dependent plus password storage transistor for recording the encrypted data. 4. The non-dependent memory according to item 2 of the patent application, wherein the command converter includes a non-dependent plus password storage transistor for recording the encrypted data. _______-20-This national standard (^ 7 ^ 11〇 > < 297 mm) ---- Μ--ί ----__ (Please read the precautions on the back before filling this page) -Order_ Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs
TW089105320A 1999-07-23 2000-03-23 Non-volatile memory in which encryption of commands can be performed TW526496B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20978799A JP3892994B2 (en) 1999-07-23 1999-07-23 Non-volatile memory that enables command encryption

Publications (1)

Publication Number Publication Date
TW526496B true TW526496B (en) 2003-04-01

Family

ID=16578600

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089105320A TW526496B (en) 1999-07-23 2000-03-23 Non-volatile memory in which encryption of commands can be performed

Country Status (3)

Country Link
JP (1) JP3892994B2 (en)
KR (1) KR100551933B1 (en)
TW (1) TW526496B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11264063B2 (en) 2019-08-21 2022-03-01 Macronix International Co., Ltd. Memory device having security command decoder and security logic circuitry performing encryption/decryption commands from a requesting host
US11960769B2 (en) 2022-02-14 2024-04-16 Macronix International Co., Ltd. High performance secure read in secure memory providing a continuous output of encrypted information and specific context

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7770027B2 (en) 2004-11-15 2010-08-03 Nintendo Co., Ltd. Semiconductor memory device
US8015416B2 (en) 2004-11-19 2011-09-06 Megachips Corporation Memory information protection system and methods

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6175984A (en) * 1984-09-22 1986-04-18 Hitachi Maxell Ltd Integrated circuit card
JP2983391B2 (en) * 1992-09-17 1999-11-29 株式会社東芝 Portable computer
KR970049601A (en) * 1995-12-26 1997-07-29 김광호 Microcomputer with memory data encryption
JP4000654B2 (en) * 1997-02-27 2007-10-31 セイコーエプソン株式会社 Semiconductor device and electronic equipment

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11264063B2 (en) 2019-08-21 2022-03-01 Macronix International Co., Ltd. Memory device having security command decoder and security logic circuitry performing encryption/decryption commands from a requesting host
US11960769B2 (en) 2022-02-14 2024-04-16 Macronix International Co., Ltd. High performance secure read in secure memory providing a continuous output of encrypted information and specific context

Also Published As

Publication number Publication date
JP3892994B2 (en) 2007-03-14
JP2001035171A (en) 2001-02-09
KR20010014914A (en) 2001-02-26
KR100551933B1 (en) 2006-02-16

Similar Documents

Publication Publication Date Title
TW323359B (en)
JP4817836B2 (en) Card and host equipment
US8843695B2 (en) Reversible write-protection for non-volatile semiconductor memory device
US7761717B2 (en) Memory device with data security in a processor
US7043615B1 (en) Nonvolatile semiconductor memory and method of managing information in information distribution system
JPH113284A (en) Information storage medium and its security method
TWI354295B (en) Performance or power-optimized code/data storage f
JPS6325393B2 (en)
JP6471130B2 (en) Semiconductor device and security system
TW469432B (en) Nonvolatile semiconductor memory for preventing unauthorized copying
JP2001035169A5 (en)
TW384539B (en) Semiconductor memory device having copy dsta protect function and method for accessing the same
KR20140062842A (en) Non-volatile memory device and method of operating the same
TW526496B (en) Non-volatile memory in which encryption of commands can be performed
JPH037981B2 (en)
JP2008109276A (en) Portable electronic device
JP2005266952A (en) Memory card control device, semiconductor memory card, card interface controller, and authentication method for semiconductor memory card
CN104240751B (en) Storage system, semiconductor devices and its operating method
JP2000181802A (en) Semiconductor storage device
TWI310194B (en) Method and apparatus to store initialization and configuration information
US5657444A (en) Microprocessor with secure programmable read only memory circuit
JP2837970B2 (en) IC card
JPH0877076A (en) Nonvolatile memory
US7730272B2 (en) Non-volatile memory device and method of encrypting data in the same
US10170178B2 (en) Secure off-chip MRAM

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees