TW498200B - Method for using light emitting diodes (LEDs) on notebook computer system to indicate status of power on self test - Google Patents

Method for using light emitting diodes (LEDs) on notebook computer system to indicate status of power on self test Download PDF

Info

Publication number
TW498200B
TW498200B TW89124303A TW89124303A TW498200B TW 498200 B TW498200 B TW 498200B TW 89124303 A TW89124303 A TW 89124303A TW 89124303 A TW89124303 A TW 89124303A TW 498200 B TW498200 B TW 498200B
Authority
TW
Taiwan
Prior art keywords
led
power
self
computer system
notebook computer
Prior art date
Application number
TW89124303A
Other languages
Chinese (zh)
Inventor
Ching-Shu Tzeng
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW89124303A priority Critical patent/TW498200B/en
Application granted granted Critical
Publication of TW498200B publication Critical patent/TW498200B/en

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

The present invention relates to a method for using light emitting diodes (LEDs) on notebook computer system to indicate status of power on self test (POST). An address detection enable is set to power-on the detection of the POST and the enable signal is transmitted to a control unit integrated circuit (I/C). Then, an input/output (I/O) address detection pin is selected to detect I/O address signal when the I/O address signal is also transmitted to the control unit I/C. Any one of the LEDs may be selected to indicate high or low nibble. Based on the indication, interpretation of the detection signal can be determined. Finally, the control unit I/C is applied to decode the I/O address signal and the remaining LEDs are used to indicate the detection signal.

Description

498200 五、發明說明(1) 【發明領域 本發明 法,特別是 我測試狀態 【發明背景 開機自 統為了能夠 功能,便是 用,是否有 不同的 主機和印表 是記憶體的 完備、顯示 類及型態、 和主機有所 機則是測試 和電腦是否 所以開 式所執行的 之前發生的 系統在執行 載入。通常 bootstrap 1 目前筆 為一種筆記型 一種利用筆記 的方法。 ] 我測試(P ◦ w e r 正常運作,通 在電源開啟時 些設備未裝上 設備自我測試 機會做自我測 大小、記憶體 介面卡的種類 中斷控制器和 衝突時,也會 印字頭是否可 連線等。 機自我測試通 一段動作,這 ,所以它是一 完硬體的自我 載入作業系統498200 V. Description of the invention (1) [Field of the invention The method of the present invention, especially my test status [Background of the invention In order to be able to function, it is used, are there different hosts and prints that are complete and display memory? And the type, and the host have the opportunity to test and computer whether the open system is executed before the system is performing loading. Usually bootstrap 1 currently pen is a note type and a way to use notes. ] I test (P ◦ wer normal operation, when the device is not installed when the device is self-tested to do a self-test size, memory card type interrupts the controller and conflicts, the print head can also be connected Etc. The machine self-tests pass a certain action, so it is a hardware self-loading operating system

電腦的開機自我測試狀態的方 型電腦系統上的LED顯示開機IThe computer's power-on self-test status on the square computer system indicates the power-on I

On Self 常在設計 能夠測試 ,這便是 的内容不 試的功能 是否完好 、硬式磁 計時器是 發出警告 移動,紙On Self is often designed to be able to test, this is the content of the function that is not tested is intact, the hard magnetic timer is a warning, move, paper

Test ; POST)是電腦系 時都會考慮一項基本的 各部份元件是否完好可 開機後的自我測試。 同,常見的設備有電腦 ,電腦主機主要測試的 無缺、鍵盤的功能是否 碟機和軟式磁碟機的種 否完好,若介面卡設定 訊息或無法開機;印表 張是否卡在印表機内、 常是指在電腦系統硬體B I 0S的程 個動作是在軟體(作業系統)載入 個硬體的自我測試程序;而電腦 測試動作之後,才會將作業系統 並執行的步驟稱為b ο 〇 t或是 記型電腦檢測開機自我測試狀態的方法中,無Test; POST) is a basic self-test when the computer system considers whether all the components are intact and can be turned on. At the same time, common equipment is a computer. The main test of the computer host is intact, whether the keyboard function is intact, whether the disk drive and floppy disk drive are intact. If the interface card setting message or cannot be turned on; It usually means that the computer system hardware BI 0S process is to load a hardware self-test procedure in the software (operating system); after the computer tests the action, the steps performed by the operating system and executed are called b ο 〇t or the method of the notebook computer to detect the self-test status at startup, none

第4頁 498200 五、發明說明(2) 論是使用工業標準構造匯流排(Industry Standard Architecture BUS ; ISA BUS),或應用週邊元件交互連接 匯流排(Peripheral Component Interconnect BUS ; PCI BUS),均需再焊一個特別的的連接器,並使用自製的p〇rt 80(或port 84)除錯卡,才能讀出偵錯碼(Err〇r c〇de), 由於各模組間使用的連接器不盡相同,無法設計一通用的 除錯卡·’況且受限於連接器本身高度的限制,有時因為擺 設位置的關係’會干涉到其他週邊插卡裝置,如fflem〇ry 卡。因此要設計一除錯卡則需耗費更大的成本。 因此,一種能夠顯示開機自我測試狀態,而能免除額 外焊接連接器的方法’遂成為一被關注的議題。 【發明之概述及目的】 本發明係利用筆記型電腦系統既有的五個LED,即電 源(Power)、軟式磁碟機(Floppy Msk Drive ;FDD)、捲 動鎖定(Scroll Lock)、大寫鎖定(Caps L-〇ck)及數字鎖定 (Ν· Lock),透過一控制單元積體電路(包含鍵盤控制哭 (Keyboard C〇ntr〇ller ;KBC)與Super i/〇 c〇ntr〇Uer) 的控制,來顯示開機自我測試狀態的偵測方法。 本發明之主要目的在於無需額外焊接特別的連接哭 亦不用port 80或P〇rt 84卡,即可達成開機自我測試& 的偵錯,且藉由一控制單元積體電路,提供p〇rt 8〇盘 port 84的位址選擇控制,並提供使用者設定半位元組 (N i bb 1 e)的切換頻率’以利偵錯顯示。 態 茲就配合圖式說明如 有關本發明之詳細内容及技術 17 0厶Page 4 498200 V. Description of the invention (2) The use of industry standard architecture bus (Industry Standard Architecture BUS; ISA BUS), or the use of peripheral component interactive connection bus (Peripheral Component Interconnect BUS; PCI BUS), need to be Weld a special connector, and use a homemade port 80 (or port 84) debugging card to read the error detection code (Err0rc). Because the connectors used between modules are not limited Similarly, it is impossible to design a general-purpose debugging card. Moreover, it is limited by the height of the connector itself, and sometimes it will interfere with other peripheral card devices, such as fflem〇ry cards, due to the position of the display. Therefore, it takes more cost to design a debugging card. Therefore, a method that can display the status of the self-test at power-on and can eliminate the need for additional soldering connectors' has become a topic of concern. [Summary and Purpose of the Invention] The present invention uses five existing LEDs of a notebook computer system, namely Power, Floppy Msk Drive (FDD), Scroll Lock, Caps Lock (Caps L-〇ck) and digital lock (N · Lock), through a control unit integrated circuit (including Keyboard Control Cry (Keyboard Control) (KBC) and Super i / 〇c〇ntr〇Uer) Control to display the detection method of the power-on self-test status. The main purpose of the present invention is to achieve boot-up self-test & debugging without the need for additional soldering, special connection crying, and port 80 or Port 84 cards, and provide a port through a control unit integrated circuit 80 disk port 84 address selection control, and provides users to set the switching frequency of nibbles (N i bb 1 e) to facilitate error detection display. The state is described in conjunction with the drawings, such as the details and technology of the present invention.

【發明之詳細說明】 機自=:=: =上柳顯示開 ί,::=電路η ◦,該控制單元積體電路100係整合了 鍵以制 keyboard C〇ntr〇ller ;KBC)與Super 1/〇[Detailed description of the invention] Machine from =: =: = Shangliu display open, :: = circuit η ◦, the control unit integrated circuit 100 is integrated with keys to make keyboard C0ntroller (KBC) and Super 1 / 〇

Controller,該控制單元積體電路1〇〇更包含叫忖8〇盥 port 84的位址解碼器。Controller, the control unit integrated circuit 100 also includes an address decoder called 忖 80〇Port 84.

、,控制單元積體電路100更提供一第一 Gpi〇接腳11〇 用以提供port 80與port 84的位址選擇控制;及一第二 GP I 0接腳1 2 0,用以設定選取偵錯模式或一般模式。 而筆記型電腦系統既有的五個LED,即電源(Power) LED 130、軟式磁碟機(Floppy Disk Drive ;FDD)LED 140、捲動鎖定(Scroll L〇ck)LED 150、大寫鎖定(Caps L〇ck)LED 160及數字鎖定(Num Lock)LED 170係配合本發 明之設計,提供有效的偵錯顯示。 其中,上述第一 GP I 0接腳11 0之腳位定義以本發明之The control unit integrated circuit 100 further provides a first Gpi 0 pin 11 for address selection control of port 80 and port 84; and a second GP I 0 pin 1 2 0 for setting selection Debug mode or normal mode. And the notebook computer system has five LEDs, namely Power LED 130, Floppy Disk Drive (FDD) LED 140, Scroll Lock LED 150, Caps Lock The LED 160 and Num Lock LED 170 are designed in accordance with the present invention to provide effective error detection display. Among them, the pin position of the first GP I 0 pin 11 0 is defined according to the present invention.

較佳實施而言,係以HIGH表示I/O port 84H位址,LOW表 示I/O port 80H位址,視待檢測裝置而定,以選取合適的 I /〇位址。 上述第二GP I 0接腳1 2 0之腳位定義以本發明之較佳實 施而言,係以HIGH表示一般模式(狀態LED正常顯示),LOW 表示偵錯模式(狀態LED顯示偵錯碼)。In a preferred implementation, HIGH means I / O port 84H address, and LOW means I / O port 80H address, depending on the device to be tested, in order to select a suitable I / 〇 address. The above-mentioned pin definition of the second GP I 0 pin 1 2 0 refers to the preferred implementation of the present invention, which means that HIGH is used to indicate the general mode (the status LED is normally displayed), and LOW is used to detect the error mode (the status LED is displayed with the error code ).

第6頁 498200Page 6 498200

由於可控制的狀態LED才五個,因此,1個位元矣 (Byte)需送2次,並由其中一個LED來顯示*high n = 或LOW Nibble,以本發明之較佳實施而言,以電源 )LED 130 為例,亮(0N)表示 HIGH IbbleU 位元),: (OFF)表示LOW NibbleU位元)’ 一個位元組(8位元)= HIGH Nlbble + LOW Nibble ’並且,更提供設定觸發、 (T〇ggle)HIGH Nibble 與 LOW Nibble 的頻率(每隔幾 ^ 顯示 一次),如此,便可顯示整個位元組。 …Because there are only five controllable status LEDs, one byte (Byte) needs to be sent twice, and one of the LEDs displays * high n = or LOW Nibble. In the preferred implementation of the present invention, Take power supply) LED 130 as an example, bright (0N) means HIGH IbbleU bit), (OFF) means LOW NibbleU bit) 'one byte (8 bit) = HIGH Nlbble + LOW Nibble' and, more Set the frequency of the trigger, (T〇ggle) HIGH Nibble and LOW Nibble (displayed every few ^), so that the entire byte can be displayed. ...

本發明所提之方法的測試流程圖如第2圖所示,首先 偵測第二G Ρ I 0接腳是否為偵錯模式(步驟2 〇 〇 );如果第二 GPI0接腳120設定為一般模式,則該筆記型電腦系統上的 L E D為普通顯示狀態的L E D (步驟2 1 〇 );如果第二Q ρ I 〇接腳 1 2 0設定為偵錯模式’則讀取第一 G Ρ I 〇接腳以決定待偵測 的I/O位址(步驟2 2 0 );待偵測到訊號後,透過LED顯示债 錯碼’並利用其中一個LED頒示High或Low Nibble(步驟 2 3 0 );本發明所提之方法更提供使用者設定觸發(T〇ggle) HIGH Nibble與LOW Nibble的頻率(步驟240 ),亦即提供設 定每隔幾秒顯示一次。The test flow chart of the method provided by the present invention is shown in FIG. 2. First, it is detected whether the second G PI 0 pin is in a debug mode (step 2 0); if the second GPI0 pin 120 is set to general Mode, the LED on the notebook computer system is the LED for normal display status (step 2 1 〇); if the second Q ρ I 〇 pin 1 2 0 is set to the debug mode ', then read the first G P I 〇 pin to determine the I / O address to be detected (step 2 2 0); after the signal is detected, the debt error code is displayed through the LED 'and one of the LEDs is used to issue a High or Low Nibble (step 2 3 0); The method provided by the present invention further provides the user to set the frequency of triggering (T0ggle) HIGH Nibble and LOW Nibble (step 240), that is, the setting is displayed every few seconds.

本發明在實際操作上’主機板可預留電阻墊在控制接 腳上,當要進行偵測時,只要把電阻焊接上即可進行偵測 第3圖為本發明所提之方法的實際測試流程圖,首先 設定一位址偵測致能’用以啟動偵測該開機自我測試,並 將該致能訊號傳送至一控制單元積體電路(步驟3 QQ),接In the actual operation of the present invention, the main board can reserve a resistance pad on the control pin. When the detection is to be performed, the detection can be performed by only welding the resistance. FIG. 3 is a practical test of the method mentioned in the present invention. Flow chart, first set an address detection enable function to start detecting the startup self-test, and send the enable signal to a control unit integrated circuit (step 3 QQ), then

第7頁 498200 五、發明說明(5) 著藉由一 I / 0位址偵測接腳,用以偵測該I / 0位址訊號,並 將該I/O位址訊號傳送至該控制單元積體電路(步驟31 0), 並提供設定其中任意一個該LED,用以顯示High Nibble與 L〇w N i bb 1 e (步驟3 2 0 ),以決定偵測訊號的判讀依據,最 後透過該控制單元積體電路,對該I / 0位址訊號進行解碼 ,並利用其餘該L E D顯示該偵測訊號(步驟3 3 0 )。 雖然本發明以前述之較佳實施例揭露如上,然其並非 用以限定本發明,任何熟習此技藝者,在不脫離本發明之 精神和範圍内,當可作些許之更動與潤飾,因此本發明之 保護範圍當視後附之申請專利範圍所界定者為準。Page 7 498200 V. Description of the invention (5) The I / 0 address detection pin is used to detect the I / 0 address signal and send the I / O address signal to the control. Unit integrated circuit (step 3110), and provide setting any one of the LEDs to display High Nibble and Low N i bb 1 e (step 3 2 0), to determine the basis of the detection signal, and finally Through the control unit integrated circuit, the I / 0 address signal is decoded, and the remaining LED is used to display the detection signal (step 3 3 0). Although the present invention is disclosed in the foregoing preferred embodiment as above, it is not intended to limit the present invention. Any person skilled in the art can make some modifications and retouching without departing from the spirit and scope of the present invention. The scope of protection of the invention shall be determined by the scope of the attached patent application.

第8頁 498200 圖式簡單說明 【圖式簡單說明】 Z ®為本务明所提之方法用以顯示開機自我 線路接腳示意圖; 我,則域狀態的Page 8 498200 Schematic description [Schematic description] Z ® is used to display the self-connected line pin diagram of the method mentioned in this matter; I, the domain status

及 圖為本發明所提之方法的實際測試流 【符號說明】 00 控制單元積體電路 第—G P I 〇接腳 第二GP 1〇接腳 電源LED 幸欠式磁碟機LED 捲動鎖定LED 大寫鎖定LED 婁之字鎖定LED 偵測第二GP I 0接腳是否為偵錯模式 為普通顯示狀態的LED 圖 圖為本發明所提之方法中’選擇測試操作的流程 110 120 130 140 15〇 16〇 170 步驟2 0 0 步驟2 1 〇 步驟220 步驟2 3 0 讀取第一 G P I 0接腳以決定待债測的I / 0位址 一 透過LED顯示偵錯碼,並利用其中一個LED顯 叫扑或!^ Nlbble 設定觸發HIGH Nibble與LOW Nibble的頻率 、 設定一位址偵測致能,用以啟動偵測該開機 我測試,並將該致能訊號傳送至一控制單元積體電路 步驟2 4 0 步驟300 步驟3 1 〇 藉由一 I / 〇位址偵測接腳,用以偵測該I /〇位And the figure is the actual test flow of the method proposed in the present invention. [Symbol description] 00 Control unit integrated circuit No. -GPI ○ pin 2 GP 1〇 pin power LED HDD drive LED scroll lock LED uppercase Lock LED Lou Zi Lock LED Detect whether the second GP I 0 pin is an LED whose debug mode is the normal display state. The picture shows the process of 'select test operation' in the method of the present invention 110 120 130 140 15〇16 〇170 Step 2 0 0 Step 2 1 〇Step 220 Step 2 3 0 Read the first GPI 0 pin to determine the I / 0 address to be tested.-Display the error detection code through the LED and use one of the LEDs to display the call. Tap or! ^ Nlbble Sets the frequency of triggering HIGH Nibble and LOW Nibble, sets the address detection enable, starts the detection of the power-on test, and sends the enable signal to a control unit integrated circuit. Step 2 4 0 step 300 step 3 1 〇Use an I / 〇 address detection pin to detect the I / 〇 bit

第9頁 498200 圖式簡單說明 址訊號’並將該I / 0位址訊號傳送至該控制单元積體電路 步驟3 2 0 設定其中任意一個該LED,用以顯示HighPage 9 498200 Schematic description of the address signal ’and send the I / 0 address signal to the control unit integrated circuit Step 3 2 0 Set any one of the LEDs to display High

Nibble 與Low Nibble 步驟3 3 0 透過該控制單元積體電路,對該I / 0位址訊號 進行解碼,並利用其餘該LED顯示該偵測訊號Nibble and Low Nibble Step 3 3 0 Through the control unit integrated circuit, decode the I / 0 address signal and use the remaining LEDs to display the detection signal

第10頁Page 10

Claims (1)

498200 六、申請專利範圍 1. 一種利用筆記型電腦系統上的LED顯示開機自我測試狀 態的方法,該方法至少包含下列步驟: 設定一位址偵測致能,用以啟動偵測該開機自我測試,並 將該致能訊號傳送至一控制單元積體電路; 藉由一 I / 0位址偵測接腳,用以偵測該I / 0位址訊號,並將 該I / 0位址訊號傳送至該控制單元積體電路; 設定其中任意一個該L E D,用以顯示H i g h N i b b 1 e與L〇w N i bb 1 e,以決定偵測訊號的判讀依據;及 透過該控制單元積體電路,對該I / 0位址訊號進行解碼, 並利用其餘該L E D顯示該偵測訊號。 2. 如申請專利範圍第1項所述之利用筆記型電腦系統上的 LED顯示開機自我測試狀態的方法,其中該位址偵測致能 係藉由一第二GP 10接腳設定。 3. 如申請專利範圍第2項所述之利用筆記型電腦系統上的 LED顯示開機自我測試狀態的方法,其中該第二GP I 0接腳 更包含一般模式與偵錯模式。 4. 如申請專利範圍第1項所述之利用筆記型電腦系統上的 LED顯示開機自我測試狀態的方法,其中該控制單元積體 電路更包含一鍵盤控制器與一Super I/O Controller。 5. 如申請專利範圍第1項所述之利用筆記型電腦系統上的 LED顯示開機自我測試狀態的方法,其中該I /0位址偵測接 腳係為一第一 G P I 0接腳。 6. 如申請專利範圍第5項所述之利用筆記型電腦系統上的 LED顯示開機自我測試狀態的方法,其中該第一 GP I 0接腳498200 VI. Scope of patent application 1. A method for displaying the power-on self-test status by using an LED on a notebook computer system. The method includes at least the following steps: Set a bit detection enable to start detecting the power-on self-test. And send the enable signal to a control unit integrated circuit; through an I / 0 address detection pin, it is used to detect the I / 0 address signal, and the I / 0 address signal Send to the control unit integrated circuit; set any one of the LEDs to display H igh N ibb 1 e and L0w N i bb 1 e to determine the basis of the detection signal; and The body circuit decodes the I / 0 address signal and uses the remaining LEDs to display the detection signal. 2. The method for displaying the power-on self-test status by using the LED on the notebook computer system as described in item 1 of the patent application scope, wherein the address detection enable is set by a second GP 10 pin. 3. The method for displaying the power-on self-test status by using an LED on a notebook computer system as described in item 2 of the scope of the patent application, wherein the second GP I 0 pin further includes a general mode and a debug mode. 4. The method for displaying the power-on self-test status using LEDs on a notebook computer system as described in item 1 of the scope of the patent application, wherein the control unit integrated circuit further includes a keyboard controller and a Super I / O Controller. 5. The method for displaying the power-on self-test status by using an LED on a notebook computer system as described in item 1 of the scope of the patent application, wherein the I / 0 address detection pin is a first G P I 0 pin. 6. The method for displaying the power-on self-test status using an LED on a notebook computer system as described in item 5 of the scope of patent application, wherein the first GP I 0 pin 第11頁 498200 六、申請專利範圍 更提供ρ 〇 r t 8 0與ρ 〇 r t 8 4的位址選擇控制。 7. 如申請專利範圍第1項所述之利用筆記型電腦系統上的 LED顯示開機自我測試狀態的方法,其中更包含設定觸發 HIGH Nibble 與 LOW Nibble 的頻率選擇。 8. 如申請專利範圍第1項所述之利用筆記型電腦系統上的 LED顯示開機自我測試狀態的方法,其中該LED係為電源 LED、軟式磁碟機LED、捲動鎖定LED、大寫鎖定LED及數字 鎖定LED。Page 11 498200 6. Scope of patent application It also provides address selection control of ρ 〇 r t 8 0 and ρ 〇 r t 8 4. 7. The method of using the LED on the notebook computer system to display the power-on self-test status as described in item 1 of the scope of patent application, which further includes setting the frequency selection for triggering HIGH Nibble and LOW Nibble. 8. The method of using a LED on a notebook computer system to display the power-on self-test status as described in item 1 of the scope of the patent application, wherein the LED is a power LED, a floppy disk drive LED, a scroll lock LED, a caps lock LED And digital lock LED. 第12頁Page 12
TW89124303A 2000-11-16 2000-11-16 Method for using light emitting diodes (LEDs) on notebook computer system to indicate status of power on self test TW498200B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW89124303A TW498200B (en) 2000-11-16 2000-11-16 Method for using light emitting diodes (LEDs) on notebook computer system to indicate status of power on self test

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW89124303A TW498200B (en) 2000-11-16 2000-11-16 Method for using light emitting diodes (LEDs) on notebook computer system to indicate status of power on self test

Publications (1)

Publication Number Publication Date
TW498200B true TW498200B (en) 2002-08-11

Family

ID=21661967

Family Applications (1)

Application Number Title Priority Date Filing Date
TW89124303A TW498200B (en) 2000-11-16 2000-11-16 Method for using light emitting diodes (LEDs) on notebook computer system to indicate status of power on self test

Country Status (1)

Country Link
TW (1) TW498200B (en)

Similar Documents

Publication Publication Date Title
TWI291652B (en) Debugging device using a LPC interface capable of recovering functions of BIOS, and debugging method therefor
US6910157B1 (en) Portable computer system for indicating power-on self-test state on LED indicator
CN100375054C (en) Monitoring diagnosis device of computer main board failure
TWI453596B (en) Device and method for outputting bios post code
US20070234132A1 (en) System and method for indicating errors of a motherboard
JPH0863340A (en) Method and equipment for communication of configuration information of system in network
US20090300588A1 (en) Method and apparatus for acquiring definitions of debug code of basic input/output system
US20110029816A1 (en) Personal computer diagnostic test before executing operating system
US20090217105A1 (en) Debug device for embedded systems and method thereof
US20090019388A1 (en) Anti-virus usage model at an exterior panel of a computer
TW200823755A (en) Embedded controller and computer system using the same
US7055064B2 (en) Automatic reset signal generator integrated into chipset and chipset with reset completion indication function
US8060733B2 (en) Apparatus for displaying BIOS POST code and method thereof
CN1244864C (en) Information processing system with debug function on initializing and its method
TW498200B (en) Method for using light emitting diodes (LEDs) on notebook computer system to indicate status of power on self test
TWI245987B (en) Automatic error-detection voice device on motherboard
TWI324304B (en) Method for reading data of input/output port
TWM475110U (en) Display device and information handling system
US20020099961A1 (en) Power supply indicator
US20210089430A1 (en) Chip having debug memory interface and debug method thereof
TWM246701U (en) Status display device
CN101114247A (en) Display system capable of self-testing information and display process
US8423830B2 (en) Debug method for computer system
TW201115331A (en) Self testing method and system for computing apparatus
JPH0540657A (en) Dynamic tracer

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees