TW445582B - Method of manufacturing metal conductive wire - Google Patents
Method of manufacturing metal conductive wire Download PDFInfo
- Publication number
- TW445582B TW445582B TW88104007A TW88104007A TW445582B TW 445582 B TW445582 B TW 445582B TW 88104007 A TW88104007 A TW 88104007A TW 88104007 A TW88104007 A TW 88104007A TW 445582 B TW445582 B TW 445582B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- copper
- barrier layer
- pattern
- barrier
- Prior art date
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
4 455 8 2 五、發明說明(l) 5-1發明領域: 本發明係有關於一種金屬化製程的技術,尤其是有關 於導線的製程技術。 5-2發明背景: 在積體電路中,多重金屬内連線(multilevel interconnects)的製作,是在元件主體完成後才開始的, 通常稱為後段製程(back-end process),而其中又以金屬 化(metallization)的問題最嚴重。元件與元件較長的訊 號傳遞,大致利用導電容易的金屬線,傳統金屬化製程選 擇鋁作為主要導電材料’因其具有約2. 8微歐姆-釐米的低 電阻值’附著力強,易蝕刻,且與易融合成極佳之歐 姆接觸(ohmic contact)等優點。但在深次微米領域時, 導線之寬度愈來愈小’鋁材料的阻值也漸漸不再適用,故 電阻值為1.7微歐姆-釐米的鋼(cu),有取代鋁的趨勢,因 此銅導線製程將是未來的發展方向。 傳統的銅導線製程如下: 圖案疋義(pattern definition) —形成阻障層(barrier) —开;ί 成晶種(seed)—電錄銅(eiectr〇piating)回火 (annea丨ing)—化學機械研磨(CMp)4 455 8 2 V. Description of the invention (l) 5-1 Field of the invention: The present invention relates to a technology of a metallization process, especially to a process technology of a wire. 5-2 Background of the Invention: In integrated circuits, the production of multi-level interconnects is started after the component body is completed. It is usually called the back-end process, and the The problem of metallization is most serious. Long signal transmission between components and components, roughly using metal wires that are easy to conduct electricity, traditional metallization process chooses aluminum as the main conductive material 'because it has a low resistance value of about 2. 8 microohm-cm' strong adhesion, easy to etch , And easy to integrate into an excellent ohmic contact (ohmic contact) and other advantages. But in the deep sub-micron field, the width of the wire is getting smaller and smaller. The resistance value of aluminum materials is gradually no longer applicable, so steel (cu) with a resistance value of 1.7 microohm-cm has a tendency to replace aluminum, so copper Wire process will be the future development direction. The traditional copper wire manufacturing process is as follows: pattern definition — forming a barrier — opening; ί seed (seed) — eiectr piping tempering (annea 丨 ing) — chemistry Mechanical grinding (CMp)
4455 : 445b 五、發明說明(2) 其中回火後銅材料晶粒之尺寸變大,可降低導線的電 阻值’增加電子遷移阻抗’並釋放铜材料内部的應力,防 止其因時間久而變形;而化學機械研磨為平±曰化 Planarization)的一種方法’就是把晶片表面高低起伏不 一的輪廓,利用機械式的研磨原理配合適當的研喷( s 1 urry )加以磨平’以便於下一金屬層的製作。^中研聚 内包含硬度極高的研磨顆粒及溶劑。 ' 對於已定圖案的晶片(wafer)而言,在渠溝面積較大 的的區域中’當化學機械研磨至阻障層時,銅金屬層與阻 障層位於同一研磨平面,研漿同樣時間内溶解銅與阻障金 屬氮化钽(TaN ),又由於此時銅與氮化鈕的選擇性( s e 1 e c t i v i t y )約為7〜1 〇,亦即研漿的溶劑對銅的溶解速率 速率為氮化钽的7〜10倍,所以會產生碟陷(dishing)現象 ;而在圖案密度較高的區域,因回火過後銅晶粒變大且硬 度較小,較不能抵抗研磨應力,故容易產生陷蝕(er〇si〇n )的現象,如第一圖所示。以上兩種製裎上之問題將造成 導線電阻值昇高及導線與導線間橋接(bridge)。在現有的 製程中,須要有一種方法來克服碟陷及陷蝕問題,才能提 高良率及擴大銅導線製程參數範圍(pr〇cess wind〇w)。 5 - 3發明目的及概述: 鑒於上述之發明背景中,傳統的製程所產生的缺點,4455: 445b V. Description of the invention (2) The grain size of the copper material becomes larger after tempering, which can reduce the resistance value of the wire 'increasing the electron migration resistance' and release the stress inside the copper material, preventing it from deforming due to time. One method of chemical mechanical polishing is to flatten the Planarization. 'It is to smooth the contours of the wafer surface with different heights and heights, and use the mechanical polishing principle with an appropriate grinding spray (s 1 urry) to smooth it'. Production of a metal layer. ^ Zhongyan Polymer contains extremely hard abrasive particles and solvents. 'For a wafer with a predetermined pattern (wafer), in the area with a larger trench area' When the CMP is performed to the barrier layer, the copper metal layer and the barrier layer are on the same polishing plane, and the slurry is grinded for the same time Internally dissolves copper and barrier metal tantalum nitride (TaN), and at this time the selectivity (se 1 ectivity) of copper and nitride button is about 7 ~ 10, that is, the dissolution rate of the slurry solvent to copper It is 7 to 10 times that of tantalum nitride, so a dishing phenomenon will occur. However, in areas with a high pattern density, copper grains become larger and less harder after tempering, so they are less resistant to abrasive stress. Phenomena (errosion) are liable to occur, as shown in the first figure. The problems in the above two systems will cause the resistance of the wires to increase and bridges between the wires. In the existing process, a method is needed to overcome the dishing and pitting problems in order to increase the yield and expand the copper wire process parameter range (pr〇cess wind〇w). 5-3 Purpose and Summary of the Invention: In view of the disadvantages of the traditional process in the background of the invention,
4 4 5 5 8 2 五 '發明說明(3) . ~ 本發明的主要目的在於使多層金屬内連線的製作能夠減少 碟陷及陷蝕的產生,以提高半導體製程的良率。 ' 根據以上所述之目的’本發明一種製作鋼導線的方法 為例,將一氧化層形成於介電層上且定義出導線的圖案, 再以氮化组(TaN )為阻障廣以化學氣相沉積法(cheraical vapor deposition,CVD)形成於氧化層與介電層的所有表 面上’然後以物理風!相 >儿積法(physical vapor depos i t i on (形成銅晶種於此阻障層上,以電鑛法( electroplating )形成一銅金屬層再配合化學機械研磨法 形成銅導線於阻障層上’最後再予以回火處理,來釋放銅 材料内部的應力,降低電阻值及增進電子遷移阻抗》 5-4圖式簡單說明: 第一圖顯示傳統製程先回火再化學機械研磨後所產生 碟陷及陷蝕的剖面圖; 第二圖顯示於氧化層上以光阻層定義其導線圖案後的 剖面圖; 第三圓顯示已定義好圖案的氧化層之剖面圖; 第四圖顯示形成阻障層與鋼金屬層後之剖面圖;4 4 5 5 8 2 5 'Explanation of the invention (3). ~ The main purpose of the present invention is to enable the production of multilayer metal interconnects to reduce the occurrence of dishing and pitting, so as to improve the yield of semiconductor processes. 'According to the above-mentioned purpose' An example of a method for manufacturing a steel wire of the present invention is to form an oxide layer on a dielectric layer and define a pattern of the wire, and then use a nitride group (TaN) as a barrier. Vapor deposition (CVD) is formed on all surfaces of the oxide layer and the dielectric layer. Phase > physical vapor depos iti on (forming copper seeds on this barrier layer, forming a copper metal layer by electroplating, and then combining chemical mechanical polishing to form copper wires on the barrier layer 'Finally, it is tempered to release the stress inside the copper material, reduce the resistance value and increase the electron migration resistance. 5-4 The diagram is briefly explained: The first figure shows the traditional process of tempering and then chemical mechanical grinding. Cross-section view of pitting and pitting; the second figure shows the cross-sectional view of the oxide layer after the wire pattern is defined by a photoresist layer; the third circle shows the cross-section view of the oxide layer with a defined pattern; the fourth figure shows the formation of the resist Sectional view behind barrier layer and steel metal layer;
d45C 五、發明說明(4) 第五圖顯示經化學機械研磨後之結構剖面圖。 主要部分之代表符號: 01 碟陷現象 02 陷蝕現象 10 介電層 11 氧化層 12 光阻層 13 阻障層 14 銅金.屬層 5-5發明詳細說明: 本發明將傳統的銅導線製程中之化學機械研磨移至回 火之前,新的製程如下: 圖案定義(pattern definition) —形成阻障層(barrier) 形成晶種(seed)電鍍銅(electropiating)—化學機械 研磨(CMP)回火(anneaiing) 見第二圖,將一氧化層11沉積於介電層之上,再於 氧化層11上形成一光阻層12,用光随層丨?定義圖案且將其 錄刻’在移除光阻層丨2後則如第三圖所示。d45C V. Description of the invention (4) The fifth figure shows the cross-section of the structure after chemical mechanical polishing. Representative symbols of the main part: 01 dishing phenomenon 02 pitting phenomenon 10 dielectric layer 11 oxide layer 12 photoresist layer 13 barrier layer 14 copper gold. Metal layer 5-5 Detailed description of the invention: The present invention is a traditional copper wire process Before the chemical mechanical polishing in China is moved to tempering, the new process is as follows: pattern definition-forming a barrier, forming seeds, electroplating-chemical mechanical polishing (CMP), tempering (Anneaiing) As shown in the second figure, an oxide layer 11 is deposited on the dielectric layer, and then a photoresist layer 12 is formed on the oxide layer 11, and the layer is layered with light. The pattern is defined and recorded 'after removing the photoresist layer 2 as shown in the third figure.
第7頁 445582 五 '發明說明(5) 見第四圖,於介電層10及氧化層Η的所有表面上,以 化學氣相沉積法(chemical vapor deposition, CVD)形成 一層氣化组(TaN)作為阻障層13,以防止後製程的銅擴散 至氧化廣11或介電層10中。在此步驟中,選擇氮化纽( TaN)作為阻障層1 3材料的原因,為氮化鈕對銅原子的擴散 而言,有較好的隔絕效果,且有較佳的附著能力。再於此 阻障層13之上以物理氣相沉積法(physical vap〇r deposition,PVD)形成鋼晶種,然後以電鍍( electroplating)的方法形成一鋼金屬層14於阻障層^上 〇 銅金屬層1 4以化學機械 ,銅14與氮化鉅(TaN) 溶劑同時對金屬鋼與氮 劑而言,銅與氮化鈕( ,也就是說該研漿對鋼 的三倍,比傳統製程的 的產生;又因為此時還 較大,故對於研磨應力 較而的區域不易產生陷 回火處理,除可釋放鋼 子遷移阻抗以防止導線 外’對於因化學機械研 ^ .•叫 I jy rt, 研磨法研除。當研磨至阻障層13時 同在一研磨平面上,亦即研漿内的 化组二者進行溶解’但此時對該溶Page 7 445582 Five 'invention description (5) See the fourth figure, a chemical vapor deposition (CVD) layer is formed on all surfaces of the dielectric layer 10 and the oxide layer Η (TaN) ) Is used as the barrier layer 13 to prevent copper in the post-process from diffusing into the oxide layer 11 or the dielectric layer 10. In this step, the reason why TaN is selected as the material of the barrier layer 13 is that for the diffusion of copper atoms by the nitride button, it has a better isolation effect and a better adhesion ability. Then, a steel seed is formed on the barrier layer 13 by physical vapour deposition (PVD), and then a steel metal layer 14 is formed on the barrier layer ^ by electroplating. The copper metal layer 14 is chemical mechanical, copper 14 and nitrided giant (TaN) solvent. For metal steel and nitrogen agent, copper and nitride button (that is, the slurry is three times the steel, which is more than traditional The production of the process; and because it is still large at this time, it is not easy to generate trapping and tempering in the area where the grinding stress is relatively large. In addition to releasing the steel migration resistance to prevent the wire, 'For the chemical mechanical research ^. • called I jy rt, grinding method. When grinding to the barrier layer 13, it is on the same grinding plane, that is, both chemical groups in the slurry are dissolved.
TaN)之選擇性(selectivity)約為3 的研除速率大約為阻障層研哈译玄, W。倍低的多,所以可以減少^ 未經回火處理’銅晶粒較小,硬度 有較南之抵抗能力,故於圓案密度 触現象。另於化學機械研磨後再行 材料内部應力以防止變形,增進^ 的斷路(open)及降低電阻值^優點The selectivity of TaN) is about 3, and the removal rate is about the barrier layer. It is much lower, so it can be reduced ^ Without tempering treatment, the copper grains are smaller, and the hardness is more resistant than the south, so it is in contact with the case density. In addition, after the chemical mechanical grinding, the internal stress of the material is prevented to prevent deformation, which increases the open circuit of ^ and reduces the resistance value ^
4 A 5 5 :· 五、發明說明(6) 磨後所造成銅導線表面粗糙及孔隙等缺陷(d e f e c t) ’亦 因銅晶體的重組而消除。 以上所述僅為本發明之較佳實施例而已,並非用以 定本發明之申凊專利範圍;凡其它未脫離本發明所揭示 精神下所完成之等效改變或修飾,均應包含在下述之_ 專利範圍内。 可 限 之 請4 A 5 5: · V. Description of the invention (6) Defects (d e f e c t) ′ of the surface roughness and porosity of the copper wire caused by grinding are also eliminated due to the reorganization of the copper crystal. The above is only a preferred embodiment of the present invention, and is not intended to determine the scope of the claimed patent of the present invention; all other equivalent changes or modifications made without departing from the spirit disclosed by the present invention should be included in the following _ Within the scope of patents. Can be limited please
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88104007A TW445582B (en) | 1999-03-16 | 1999-03-16 | Method of manufacturing metal conductive wire |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88104007A TW445582B (en) | 1999-03-16 | 1999-03-16 | Method of manufacturing metal conductive wire |
Publications (1)
Publication Number | Publication Date |
---|---|
TW445582B true TW445582B (en) | 2001-07-11 |
Family
ID=21639959
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW88104007A TW445582B (en) | 1999-03-16 | 1999-03-16 | Method of manufacturing metal conductive wire |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW445582B (en) |
-
1999
- 1999-03-16 TW TW88104007A patent/TW445582B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI326903B (en) | Method of manufacturing semiconductor device | |
JP4771526B2 (en) | Soft metal conductor | |
US6627539B1 (en) | Method of forming dual-damascene interconnect structures employing low-k dielectric materials | |
US7208404B2 (en) | Method to reduce Rs pattern dependence effect | |
JPH05218000A (en) | Method for flattening of semiconductor device | |
JP2004527126A (en) | Method for electropolishing a metal layer on a wafer having trenches or vias with dummy structures | |
US6908863B2 (en) | Sacrificial dielectric planarization layer | |
JP2007335890A (en) | Local region alloying for preventing copper dishing during chemical/mechanical polishing (cmp) | |
US6465376B2 (en) | Method and structure for improving electromigration of chip interconnects | |
TWI336506B (en) | Semiconductor device fabrication method | |
JP3033574B1 (en) | Polishing method | |
TWI742523B (en) | Methods of forming ultra-smooth bottom electrode surface for depositing magnetic tunnel junctions, and structures comprising magnetic tunnel junctions | |
JP2003297812A (en) | Semiconductor manufacturing equipment and method of manufacturing semiconductor element | |
TW445582B (en) | Method of manufacturing metal conductive wire | |
US6867142B2 (en) | Method to prevent electrical shorts between tungsten interconnects | |
TW200945491A (en) | Method for fabricating a semiconductor device | |
US6727172B1 (en) | Process to reduce chemical mechanical polishing damage of narrow copper lines | |
JP2007081130A (en) | Method of manufacturing semiconductor device | |
US20070141822A1 (en) | Multi-step anneal method | |
CN112259501B (en) | Optimization method for contact hole chemical mechanical planarization | |
KR100840475B1 (en) | Metallization method of semiconductor device | |
TW588416B (en) | Metal layer planarization method for preventing pattern density effect | |
Wang et al. | Integrated tungsten chemical mechanical polishing process characterization for via plug interconnection in ultralarge scale integrated circuits | |
KR20070031237A (en) | Method of manufacturing semiconductor device | |
KR100587603B1 (en) | method for polishing a processed object in a semiconductor fabricating |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |