TW429349B - Method and device for increasing the performance of the main memory shared by the display buffer - Google Patents

Method and device for increasing the performance of the main memory shared by the display buffer

Info

Publication number
TW429349B
TW429349B TW84105459A TW84105459A TW429349B TW 429349 B TW429349 B TW 429349B TW 84105459 A TW84105459 A TW 84105459A TW 84105459 A TW84105459 A TW 84105459A TW 429349 B TW429349 B TW 429349B
Authority
TW
Taiwan
Prior art keywords
performance
increasing
cache memory
main memory
display buffer
Prior art date
Application number
TW84105459A
Other languages
Chinese (zh)
Inventor
Bing-Jang Liou
Ming-Shian Dung
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW84105459A priority Critical patent/TW429349B/en
Application granted granted Critical
Publication of TW429349B publication Critical patent/TW429349B/en

Links

Landscapes

  • Digital Computer Display Output (AREA)

Abstract

There are disclosed a method and a device for increasing the performance of the main memory shared by the display buffer, which utilize he non-cacheable approach to design a display control structure for simplifying the data exchange between the central processing unit and the main cache memory. A data buffer is provided to divided the local bus into two buses for operating with the central processing unit and the main cache memory, respectively. In addition, a graphic code cache memory is provided to store the graphic codes for controlling the display controller, which and the above designs are able to increase the system performance.
TW84105459A 1995-05-30 1995-05-30 Method and device for increasing the performance of the main memory shared by the display buffer TW429349B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW84105459A TW429349B (en) 1995-05-30 1995-05-30 Method and device for increasing the performance of the main memory shared by the display buffer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW84105459A TW429349B (en) 1995-05-30 1995-05-30 Method and device for increasing the performance of the main memory shared by the display buffer

Publications (1)

Publication Number Publication Date
TW429349B true TW429349B (en) 2001-04-11

Family

ID=21624815

Family Applications (1)

Application Number Title Priority Date Filing Date
TW84105459A TW429349B (en) 1995-05-30 1995-05-30 Method and device for increasing the performance of the main memory shared by the display buffer

Country Status (1)

Country Link
TW (1) TW429349B (en)

Similar Documents

Publication Publication Date Title
EP0795820A3 (en) Combination prefetch buffer and instructions cache
EP0915424A3 (en) Cache memory system with a cache update instruction
CA2264518A1 (en) System and method for maintaining memory coherency in a computer system having multiple system buses
EP0637799A3 (en) Shared cache for multiprocessor system.
CA2077048A1 (en) Personal computer having memory system with write-through cache and pipelined snoop cycles
MY122111A (en) System input/output interface design for scaling.
MY127357A (en) A data processing apparatus and method for saving return state
CA2042515A1 (en) Cache memory exchange protocol
EP1014649A3 (en) Method and system of data transfer control
GR3023419T3 (en) Buffer memory subsystem for peripheral controllers and method
BR8605616A (en) DUAL FUNCTION INPUT / OUTPUT CONTROLLER
EP0379769A3 (en) Write-read/write-pass memory subsystem cycle
GB9905480D0 (en) Improved cache memory and system
TW429349B (en) Method and device for increasing the performance of the main memory shared by the display buffer
WO2001016761A3 (en) Efficient page allocation
CA2064162A1 (en) Personal computer with local bus arbitration
EP0192578A3 (en) A multiple bus system including a microprocessor having separate instruction and data interfaces and caches
JPS6462704A (en) High speed working system
CA2009744A1 (en) Pipelined floating-point load instruction for microprocessor
EP0336756A3 (en) Direct memory access controller
BR9910946A (en) Legible computer process, system and medium for consolidating communication between peripheral devices in a retail store environment
JPS6448166A (en) Cache memory control system for parallel computers
EP0396940A3 (en) Cache memory and related consistency protocol
JPS57111733A (en) Bus conversion system
EP0382342A3 (en) Computer system dma transfer

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees