TW366591B - Semiconductor memory, the operation method and the manufacturing method - Google Patents

Semiconductor memory, the operation method and the manufacturing method

Info

Publication number
TW366591B
TW366591B TW084100899A TW84100899A TW366591B TW 366591 B TW366591 B TW 366591B TW 084100899 A TW084100899 A TW 084100899A TW 84100899 A TW84100899 A TW 84100899A TW 366591 B TW366591 B TW 366591B
Authority
TW
Taiwan
Prior art keywords
memory
sram
semiconductor memory
dram
manufacturing
Prior art date
Application number
TW084100899A
Other languages
Chinese (zh)
Inventor
Kazutoshi Hirayama
Ryuichi Matsuo
Tomohisa Wada
Shigeki Obayashi
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP606995A external-priority patent/JPH08185695A/en
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of TW366591B publication Critical patent/TW366591B/en

Links

Landscapes

  • Semiconductor Memories (AREA)

Abstract

The present invention relates to a semiconductor memory of fast access speed as SRAM and the memory capacity as that of DRAM. The structure of the invention has the SRAM memory unit array disposed with SRAM memory unit SMC and DRAM memory cell DMC being disposed as matrix DRAM memory cell array DA, having the memory cell arrays sharing the wordlines WL1-WLn in SA, DA.
TW084100899A 1994-10-31 1995-01-27 Semiconductor memory, the operation method and the manufacturing method TW366591B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP26775294 1994-10-31
JP606995A JPH08185695A (en) 1994-08-30 1995-01-18 Semiconductor storage, its operating method and its manufacturing method

Publications (1)

Publication Number Publication Date
TW366591B true TW366591B (en) 1999-08-11

Family

ID=57941159

Family Applications (1)

Application Number Title Priority Date Filing Date
TW084100899A TW366591B (en) 1994-10-31 1995-01-27 Semiconductor memory, the operation method and the manufacturing method

Country Status (1)

Country Link
TW (1) TW366591B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI774819B (en) * 2017-09-29 2022-08-21 美商英特爾股份有限公司 Sram using 2t-2s

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI774819B (en) * 2017-09-29 2022-08-21 美商英特爾股份有限公司 Sram using 2t-2s

Similar Documents

Publication Publication Date Title
EP0323172A3 (en) Dynamic random access memories having shared sensing amplifiers
WO2001088985A3 (en) Uniform bitline strapping of a non-volatile memory cell
TW339439B (en) A semiconductor memory device
KR900006318B1 (en) Gate array intergrated circuit device and method thereof for various bit-word construstions
KR860002871A (en) 2-layer dynamic random access memory (DRAM) cells
EP0554901A3 (en) A semiconductor memory device
EP0411626A3 (en) Semiconductor memory device having a redundancy
EP0929077A3 (en) Semiconductor memory with built-in parallel bit test mode
EP0398067A3 (en) Combined multiple memories
EP0359203A3 (en) Semiconductor memory device
EP0878804A3 (en) Multiple transistor dynamic random access memory array architecture with simultaneous refresh of multiple memory cells during a read operation
EP0107387A3 (en) Semiconductor memory device
DE3888632D1 (en) Layer structure for a memory cell for a dynamic random access memory arrangement and manufacturing method therefor.
EP0774758A3 (en) Memory architecture using content addressable memory, and systems and methods using the same
DE69815308D1 (en) DRAM WITH INTEGRAL SRAM AND SYSTEMS AND METHOD FOR THE USE THEREOF
MY117017A (en) Four device sram cell with single bitline
WO2001088986A3 (en) Staggered bitline strapping of a non-volatile memory cell
IE810717L (en) Semiconductor memory device
AU4921100A (en) Memory array with address scrambling
KR880010421A (en) Dynamic Random Access Memory with Open Bitline Structure
WO2001088987A3 (en) Staggered bitline strapping of a non-volatile memory cell
TW358179B (en) Method for distributing banks in semiconductor memory device
CA2373460A1 (en) Improved multilevel dram
WO1997023878A3 (en) Method of operating an sram mos transistor storage cell
TW366591B (en) Semiconductor memory, the operation method and the manufacturing method