TW363130B - Method and apparatus for generating split timing test signals for integrated circuit testing - Google Patents
Method and apparatus for generating split timing test signals for integrated circuit testingInfo
- Publication number
- TW363130B TW363130B TW087100722A TW87100722A TW363130B TW 363130 B TW363130 B TW 363130B TW 087100722 A TW087100722 A TW 087100722A TW 87100722 A TW87100722 A TW 87100722A TW 363130 B TW363130 B TW 363130B
- Authority
- TW
- Taiwan
- Prior art keywords
- test
- primary
- timing
- signals
- signal data
- Prior art date
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
A system for generating test signals for application to a device under test, includes: (a) a timing unit which outputs a clock signal; (b) a primary sequence controller which generates primary timing test period signals; (c) a secondary sequence controller which generates secondary timing test period signals; (d) a sequence buffer which takes as inputs primary and secondary timing test period signals and outputs primary and secondary timing test signal data; (e) first and second sets of pin slice circuits which apply test signals to the device under test; and (f) a sequence select buffer which takes as inputs the primary and secondary timing test signal data and applies primary timing period test signal data to the first set of pin slice circuits and secondary timing period test signal data to the second set of pin slice circuits.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US79014197A | 1997-01-28 | 1997-01-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW363130B true TW363130B (en) | 1999-07-01 |
Family
ID=25149760
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW087100722A TW363130B (en) | 1997-01-28 | 1998-01-20 | Method and apparatus for generating split timing test signals for integrated circuit testing |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH10260234A (en) |
KR (1) | KR19980070662A (en) |
TW (1) | TW363130B (en) |
-
1998
- 1998-01-20 TW TW087100722A patent/TW363130B/en not_active IP Right Cessation
- 1998-01-21 KR KR1019980001647A patent/KR19980070662A/en not_active Application Discontinuation
- 1998-01-28 JP JP10015479A patent/JPH10260234A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
KR19980070662A (en) | 1998-10-26 |
JPH10260234A (en) | 1998-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW358997B (en) | Method and apparatus for performing operative testing on an IC | |
DE69634778D1 (en) | DEVICE FOR THE PARALLEL TESTING OF SEMICONDUCTOR CIRCUITS | |
EP1360513A4 (en) | Multiple-capture dft system for detecting or locating crossing clock-domain faults during self-test or scan test | |
DE60130999D1 (en) | TEST SYSTEM FOR CHIP CARDS, IDENTIFICATION DEVICES AND THE SAME | |
WO2004081587A3 (en) | Apparatus and method for testing electronic systems | |
AU590110B2 (en) | Method and apparatus for isolating faults in a digital logic circuit | |
TW353176B (en) | A semiconductor device capable of holding signals independent of the pulse width of an external clock and a computer system including the semiconductor | |
DE69940069D1 (en) | INTEGRATED MULTI-CHANNEL ANALOG TEST INSTRUMENT ASSEMBLY | |
GB2382663A (en) | System and method for testing integrated circuit devices | |
ATE293797T1 (en) | TEST ACCESS PORT CONTROL APPARATUS (TAP) AND METHOD FOR ELIMINating INTERNAL INTERMEDIATE SCAN TEST ERRORS | |
ATE245303T1 (en) | DEVICE AND METHOD FOR COMPENSATING TIME DELAYS IN FACILITIES | |
KR910018812A (en) | Scan Inspection Circuits for Multi-Frequency Circuits | |
WO2004077528A3 (en) | A very small pin count ic tester | |
ES8601613A1 (en) | Test set. | |
NO961303L (en) | Method and apparatus for testing an integrated circuit | |
DE3779254D1 (en) | CIRCUIT ARRANGEMENT, THEIR USE AND TEST METHOD FOR A MESSAGE NETWORK. | |
TW363130B (en) | Method and apparatus for generating split timing test signals for integrated circuit testing | |
EP0379279A3 (en) | Data transmission synchroniser | |
EP0389683A3 (en) | Apparatus and method for regulating a measurement system | |
US7099792B2 (en) | Synchronization of multiple test instruments | |
TWI256539B (en) | Apparatus and method for generating a clock signal | |
CA2273603A1 (en) | Method and apparatus for adaptive clocking for boundary scan testing and device programming | |
TW200518076A (en) | Disc interface, disc interface system having the same, and disc interfacing method | |
TW370622B (en) | Test detection apparatus and method | |
TW359749B (en) | Circuit and method for determining propagation delay times of testing signals |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |