Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to SG9703057ApriorityCriticalpatent/SG87761A1/en
Priority claimed from SG9703057Aexternal-prioritypatent/SG87761A1/en
Application filed by Motorola IncfiledCriticalMotorola Inc
Application grantedgrantedCritical
Publication of TW360928BpublicationCriticalpatent/TW360928B/en
An electronic circuit (30) on a semiconductor chip includes a resistor (31) formed by a resistance layer formed over an insulating layer (34) formed over a first cancellation layer (32). A duplicating circuit is coupled to duplicate an ac input signal (Vin), which is applied to the resistor (31) and injects the duplicated signal into the cancellation layer (32) below the resistor (31) so as to minimise the potential difference and therefore the effects of the parasitic capacitance (35) between the resistance layer and the resistance layer and the cancellation layer.
TW086113189A1997-08-271997-09-11A circuit and method for reducing the effects of parasitic capacitances in integrated resistors
TW360928B
(en)