TW359798B - System for organising and method of sequencing the circuits of a microprocessor - Google Patents
System for organising and method of sequencing the circuits of a microprocessorInfo
- Publication number
- TW359798B TW359798B TW085109396A TW85109396A TW359798B TW 359798 B TW359798 B TW 359798B TW 085109396 A TW085109396 A TW 085109396A TW 85109396 A TW85109396 A TW 85109396A TW 359798 B TW359798 B TW 359798B
- Authority
- TW
- Taiwan
- Prior art keywords
- organising
- sequencing
- microprocessor
- circuits
- register
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 2
- 238000012163 sequencing technique Methods 0.000 title abstract 2
- 230000002401 inhibitory effect Effects 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3873—Variable length pipelines, e.g. elastic pipeline
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Microcomputers (AREA)
- Exchange Systems With Centralized Control (AREA)
- Debugging And Monitoring (AREA)
- Hardware Redundancy (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9509316A FR2737589B1 (fr) | 1995-07-31 | 1995-07-31 | Systeme d'organisation et procede de sequencement des circuits d'un microprocesseur |
Publications (1)
Publication Number | Publication Date |
---|---|
TW359798B true TW359798B (en) | 1999-06-01 |
Family
ID=9481568
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW085109396A TW359798B (en) | 1995-07-31 | 1996-08-03 | System for organising and method of sequencing the circuits of a microprocessor |
Country Status (8)
Country | Link |
---|---|
US (1) | US6275928B1 (zh) |
EP (1) | EP0842465B1 (zh) |
AT (1) | ATE226741T1 (zh) |
CA (1) | CA2228703A1 (zh) |
DE (1) | DE69624484T2 (zh) |
FR (1) | FR2737589B1 (zh) |
TW (1) | TW359798B (zh) |
WO (1) | WO1997005545A1 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3853098B2 (ja) * | 1999-01-18 | 2006-12-06 | シャープ株式会社 | データ駆動型情報処理システム |
US6651176B1 (en) * | 1999-12-08 | 2003-11-18 | Hewlett-Packard Development Company, L.P. | Systems and methods for variable control of power dissipation in a pipelined processor |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58106636A (ja) * | 1981-12-18 | 1983-06-25 | Hitachi Ltd | パイプライン演算装置 |
US4980817A (en) * | 1987-08-31 | 1990-12-25 | Digital Equipment | Vector register system for executing plural read/write commands concurrently and independently routing data to plural read/write ports |
US5471626A (en) * | 1992-05-06 | 1995-11-28 | International Business Machines Corporation | Variable stage entry/exit instruction pipeline |
JP2636695B2 (ja) * | 1993-08-03 | 1997-07-30 | 日本電気株式会社 | パイプライン処理回路 |
US5526501A (en) | 1993-08-12 | 1996-06-11 | Hughes Aircraft Company | Variable accuracy indirect addressing scheme for SIMD multi-processors and apparatus implementing same |
US5835753A (en) * | 1995-04-12 | 1998-11-10 | Advanced Micro Devices, Inc. | Microprocessor with dynamically extendable pipeline stages and a classifying circuit |
-
1995
- 1995-07-31 FR FR9509316A patent/FR2737589B1/fr not_active Expired - Fee Related
-
1996
- 1996-07-30 US US09/011,543 patent/US6275928B1/en not_active Expired - Lifetime
- 1996-07-30 WO PCT/FR1996/001203 patent/WO1997005545A1/fr active IP Right Grant
- 1996-07-30 CA CA002228703A patent/CA2228703A1/fr not_active Abandoned
- 1996-07-30 DE DE69624484T patent/DE69624484T2/de not_active Expired - Lifetime
- 1996-07-30 EP EP96927110A patent/EP0842465B1/fr not_active Expired - Lifetime
- 1996-07-30 AT AT96927110T patent/ATE226741T1/de not_active IP Right Cessation
- 1996-08-03 TW TW085109396A patent/TW359798B/zh active
Also Published As
Publication number | Publication date |
---|---|
DE69624484D1 (de) | 2002-11-28 |
CA2228703A1 (fr) | 1997-02-13 |
FR2737589B1 (fr) | 1997-09-12 |
FR2737589A1 (fr) | 1997-02-07 |
DE69624484T2 (de) | 2004-04-08 |
WO1997005545A1 (fr) | 1997-02-13 |
EP0842465A1 (fr) | 1998-05-20 |
US6275928B1 (en) | 2001-08-14 |
EP0842465B1 (fr) | 2002-10-23 |
ATE226741T1 (de) | 2002-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW344051B (en) | Optimized security fuction in an electronic system | |
PL323386A1 (en) | Extension card with programmable configuration registers for pci bus computers | |
DE69817538D1 (de) | System zur unterteilung von pc-chipset-funktionen zwischen integrierten logik- und torschaltungen | |
DE3579539D1 (de) | Arbitrierungsgeraet und -verfahren mit unterbrechungs/dma-anforderungen in multiplexschaltungen. | |
HK1051729A1 (en) | Method and processor for branch instruction | |
GB2102604B (en) | Electronic cash register system | |
GB2296118B (en) | Power reduction in a data processing system using pipeline registers and method therefor | |
EP0377994A3 (en) | Apparatus for performing floating point arithmetic operations | |
TW365661B (en) | Method and apparatus for changing data transfer widths in a computer system | |
EP0241905A3 (en) | Circuit board for on-line insertion in computer system | |
TW364097B (en) | SIMD correction circuit for arithmetic/shift operations | |
EP0239078A3 (en) | Register saving/restoring system and process therefor | |
GB8628043D0 (en) | Electronic cash register system | |
TW359798B (en) | System for organising and method of sequencing the circuits of a microprocessor | |
DE69535642D1 (de) | Gesicherte tastatureinrichtung | |
TW348241B (en) | Management of both renamed and architected registers in a superscalar computer system | |
ES8800804A1 (es) | Un sistema de fuente de datos | |
ATE69338T1 (de) | Digitales buskontrollsystem. | |
FI970262A (fi) | Ihmis/kone rajapinta tietojenkäsittelylaitteistoille | |
HK1038088A1 (en) | Regulating a data transfer time | |
JPS6474617A (en) | Floating-point arithmetic system | |
JPS6481032A (en) | Microprocessor | |
TW278153B (en) | Precise stopping of a high speed microprocessor clock | |
GB8708046D0 (en) | Electronic cash register | |
UA14225A1 (uk) | Пристрій для додаваhhя |