TW357410B - Method of prevention overetch back - Google Patents

Method of prevention overetch back

Info

Publication number
TW357410B
TW357410B TW086116011A TW86116011A TW357410B TW 357410 B TW357410 B TW 357410B TW 086116011 A TW086116011 A TW 086116011A TW 86116011 A TW86116011 A TW 86116011A TW 357410 B TW357410 B TW 357410B
Authority
TW
Taiwan
Prior art keywords
dielectric layer
layer
prevention
overetch
electrode
Prior art date
Application number
TW086116011A
Other languages
Chinese (zh)
Inventor
Shuen-Lan Tsai
Lung-Huei Pan
Original Assignee
Mosel Vitelic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mosel Vitelic Inc filed Critical Mosel Vitelic Inc
Priority to TW086116011A priority Critical patent/TW357410B/en
Application granted granted Critical
Publication of TW357410B publication Critical patent/TW357410B/en

Links

Landscapes

  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)

Abstract

A method of prevention over etch back in performance of code etch on an element, during production of a semiconductor of Video Read Only Memory (VROM), including the element a gate electrode, a drain electrode a source electrode and a first dielectric layer, which covers the gate electrode, the drain electrode and the source electrode, including the method at least: forming of a second dielecric layer on the first dielectric layer; forming of a third dielecric layer on the second dielectric layer; and etching the third dielectric layer with an etching agent, which has a rough etching rate of 10:1 with respect to the third dielectric layer and the second dielectric layer.
TW086116011A 1997-10-28 1997-10-28 Method of prevention overetch back TW357410B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW086116011A TW357410B (en) 1997-10-28 1997-10-28 Method of prevention overetch back

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW086116011A TW357410B (en) 1997-10-28 1997-10-28 Method of prevention overetch back

Publications (1)

Publication Number Publication Date
TW357410B true TW357410B (en) 1999-05-01

Family

ID=57940435

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086116011A TW357410B (en) 1997-10-28 1997-10-28 Method of prevention overetch back

Country Status (1)

Country Link
TW (1) TW357410B (en)

Similar Documents

Publication Publication Date Title
TW359008B (en) Double metal embedding
TW334639B (en) Semiconductor device and fabrication process therefor
WO2001020656A3 (en) Dmos transistor having a trench gate electrode and method of making the same
TW374939B (en) Method of formation of 2 gate oxide layers of different thickness in an IC
EP0827202A3 (en) Semiconductor device including protection means and method of fabricating the same
EP0738011A3 (en) High voltage integrated circuit, high voltage junction terminating structure, and high voltage MIS transistor
EP1227513A3 (en) Method for forming variable-K gate dielectric
EP0315422A3 (en) Semiconductor memory device having an ohmic contact between an aluminum-silicon alloy metallization film and a silicon substrate
WO2002009178A3 (en) Semiconductor device and a process for forming the same
EP0572214A3 (en) Method for fabricating an interconnect structure in an integrated circuit
EP1249862A3 (en) Semiconductor device and method for forming the same
TW348312B (en) Process for producing semiconductor integrated circuit device
EP1152470A3 (en) Semiconductor device with LDD structure and process of manufacturing the same
TW365697B (en) Etching method of improving of self-aligned contact
TW328650B (en) The MOS device and its manufacturing method
TW374945B (en) Semiconductor device and the manufacturing method
EP0739035A3 (en) DRAM bit line contact
TW288205B (en) Process of fabricating high-density flat cell mask read only memory
TW359005B (en) Method for manufacturing mixed circuit bi-gap wall structure
WO2001071800A3 (en) Method for forming a silicide gate stack for use in a self-aligned contact etch
TW346664B (en) Mixed-mode IC separated spacer structure and process for producing the same
TW357410B (en) Method of prevention overetch back
TW344117B (en) Integrated circuit with interlevel dielectric
TW356586B (en) Semiconductor device having conductive layer and manufacturing method thereof
EP0809281A3 (en) Improvements in or relating to semiconductor devices

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees