TW332291B - Semiconductor memory, device for driving data signal of circuit to wanted level, circuit for driving first and second signal to wanted level, DRAM structure, method for driving data signal to wanted level, method for driving first and second signal to wa - Google Patents

Semiconductor memory, device for driving data signal of circuit to wanted level, circuit for driving first and second signal to wanted level, DRAM structure, method for driving data signal to wanted level, method for driving first and second signal to wa

Info

Publication number
TW332291B
TW332291B TW086100328A TW86100328A TW332291B TW 332291 B TW332291 B TW 332291B TW 086100328 A TW086100328 A TW 086100328A TW 86100328 A TW86100328 A TW 86100328A TW 332291 B TW332291 B TW 332291B
Authority
TW
Taiwan
Prior art keywords
driving
voltage
signal
pair
power terminal
Prior art date
Application number
TW086100328A
Other languages
Chinese (zh)
Inventor
Rex Plunkett George
Takesada Akiba
Gorou Kitsukawa
Hugh Mcadams
Original Assignee
Hitachi Ltd
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Texas Instruments Inc filed Critical Hitachi Ltd
Application granted granted Critical
Publication of TW332291B publication Critical patent/TW332291B/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076Timing circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4091Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4094Bit-line management or control circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)

Abstract

A semiconductor memory have (1) Bit line pair; (2) A plurality of word lines; (3) A plurality of dynamic cells, each is combined with one of bit lines constituting said bit line pair and one of said a plurality of word lines; (4) Sense amplifier including a pair of PMOS transistors and a pair of NMOS transistors, in which the PMOS transistor pair and the NMOS transistor pair have commonly connected source respectively, and drain respectively connected to said bit line pair, and gate cross-connected to the drain; (5) First power terminal; (6) Second power terminal; (7) First switch transistor connected between said first power terminal and said source of said PMOS transistor; (8) Second switch transistor connected between said second power terminal and said source of said PMOS transistor; (9) Voltage generator for providing first voltage lower than second voltage provided by said second power terminal; And comprises the features: (1) Said sense amplifier for providing complementary signals having H-side voltage and L-side voltage to said bit line pair based on relating information of memory cell selected by said a plurality of dynamic memory; (2) During first period, in response to enable state of said second switch transistor, the said H-side voltage rises to above said first voltage; (3) During second period after said first period, in response to enable state of said first switch transistor, the said H-side voltage falls, thereby forces said H-side voltage to be set to said first voltage.
TW086100328A 1996-01-26 1997-01-14 Semiconductor memory, device for driving data signal of circuit to wanted level, circuit for driving first and second signal to wanted level, DRAM structure, method for driving data signal to wanted level, method for driving first and second signal to wa TW332291B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US998496P 1996-01-26 1996-01-26

Publications (1)

Publication Number Publication Date
TW332291B true TW332291B (en) 1998-05-21

Family

ID=21740850

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086100328A TW332291B (en) 1996-01-26 1997-01-14 Semiconductor memory, device for driving data signal of circuit to wanted level, circuit for driving first and second signal to wanted level, DRAM structure, method for driving data signal to wanted level, method for driving first and second signal to wa

Country Status (4)

Country Link
JP (1) JP3810160B2 (en)
KR (1) KR100443100B1 (en)
SG (1) SG63689A1 (en)
TW (1) TW332291B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7423911B2 (en) 2005-09-29 2008-09-09 Hynix Semiconductor Inc. Bit line control circuit for semiconductor memory device

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6535415B2 (en) 1999-02-22 2003-03-18 Hitachi, Ltd. Semiconductor device
KR100551070B1 (en) * 2000-12-30 2006-02-10 주식회사 하이닉스반도체 Sense amp overdrive circuit for increasing current efficiency and stability
KR100746615B1 (en) 2006-02-20 2007-08-06 주식회사 하이닉스반도체 Sense amplifier control circuit and semiconductor device
KR100869341B1 (en) * 2007-04-02 2008-11-19 주식회사 하이닉스반도체 Semiconductor memory device and operation method thereof
JP4998443B2 (en) * 2008-12-01 2012-08-15 富士通セミコンダクター株式会社 Semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7423911B2 (en) 2005-09-29 2008-09-09 Hynix Semiconductor Inc. Bit line control circuit for semiconductor memory device

Also Published As

Publication number Publication date
KR100443100B1 (en) 2004-10-28
JP3810160B2 (en) 2006-08-16
KR970060232A (en) 1997-08-12
SG63689A1 (en) 1999-03-30
JPH09204777A (en) 1997-08-05

Similar Documents

Publication Publication Date Title
US5740102A (en) Data retention circuit and semiconductor memory device using the same
KR930001226A (en) Sense Amplifiers Perform High-Speed Sensing Operations
EP0301588A3 (en) Semiconductor memory device
KR880006837A (en) Sense Amplifiers for High Performance DRAM
KR950020702A (en) Semiconductor memory device
KR950009234B1 (en) Bit-line disconnection clock generating device of semiconductor memory device
KR860008559A (en) Semiconductor memory
US6459611B2 (en) Low power SRAM memory cell having a single bit line
KR940012633A (en) Semiconductor memory devices
TW332291B (en) Semiconductor memory, device for driving data signal of circuit to wanted level, circuit for driving first and second signal to wanted level, DRAM structure, method for driving data signal to wanted level, method for driving first and second signal to wa
JPH0330186A (en) Threshold voltage generator
KR970071827A (en) Low Voltage, Low Power Static Random Access Memory Cells
US4380055A (en) Static RAM memory cell
WO1999010892B1 (en) Low voltage and low power static random access memory (sram)
EP0187246A2 (en) Precharge circuit for bit lines of semiconductor memory
Foss et al. Application of a high-voltage pumped supply for low-power DRAM
EP0114210B1 (en) Latent image ram cell
TW333650B (en) The semiconductor memory, device & signal magnifying method
US5539701A (en) Sense circuit for semiconductor memory devices
US5278788A (en) Semiconductor memory device having improved controlling function for data buses
US5777934A (en) Semiconductor memory device with variable plate voltage generator
US5034924A (en) Static random access memory device with pull-down control circuit
KR970060212A (en) Semiconductor memory device
JPS6472554A (en) Dynamic memory circuit
JP2786353B2 (en) Semiconductor storage device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees