TW330260B - Jumperless add-on card architecture and self setup and diagnosis method - Google Patents

Jumperless add-on card architecture and self setup and diagnosis method

Info

Publication number
TW330260B
TW330260B TW083108518A TW83108518A TW330260B TW 330260 B TW330260 B TW 330260B TW 083108518 A TW083108518 A TW 083108518A TW 83108518 A TW83108518 A TW 83108518A TW 330260 B TW330260 B TW 330260B
Authority
TW
Taiwan
Prior art keywords
bus
self
add
control program
setup
Prior art date
Application number
TW083108518A
Other languages
Chinese (zh)
Inventor
Suh-Ju Lin
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW083108518A priority Critical patent/TW330260B/en
Application granted granted Critical
Publication of TW330260B publication Critical patent/TW330260B/en

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

A jumperless add-on card architecture used in microcomputer systems, which connects to the central processing unit via a bus and the self setup and diagnosis of the add-on card architecture is finished before the operating system of the microcomputer system starts, consists of: A memory device, coupled to the bus, in which a control program is stored such that the add-on card architecture is controlled to complete the self setup and diagnosis tasks by executing the control program at power on of the microcomputer system, where the control program has a self-setup module and a self-diagnosis module that are executed before the operating system of the microcomputer system starts up; An input/output register device, coupled to the bus, which is controlled by the central processing unit via the bus to execute the tasks of setting up the input/output port addresses and interrupt pipes when the control program is executed; and A detector device, coupled to the bus, which reads the usage status of interrupt pipes via the bus when the control program is executed.
TW083108518A 1994-09-15 1994-09-15 Jumperless add-on card architecture and self setup and diagnosis method TW330260B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW083108518A TW330260B (en) 1994-09-15 1994-09-15 Jumperless add-on card architecture and self setup and diagnosis method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW083108518A TW330260B (en) 1994-09-15 1994-09-15 Jumperless add-on card architecture and self setup and diagnosis method

Publications (1)

Publication Number Publication Date
TW330260B true TW330260B (en) 1998-04-21

Family

ID=58262579

Family Applications (1)

Application Number Title Priority Date Filing Date
TW083108518A TW330260B (en) 1994-09-15 1994-09-15 Jumperless add-on card architecture and self setup and diagnosis method

Country Status (1)

Country Link
TW (1) TW330260B (en)

Similar Documents

Publication Publication Date Title
US4845611A (en) Device for connecting 8-bit and 16-bit modules to a 16-bit microprocessor system
EP0356237A3 (en) Integrated Circuit Card
EP0164735A3 (en) A microprocessor having a dynamic memory refresh circuit
ATE25473T1 (en) DYNAMICALLY PROGRAMMABLE DATA PROCESSING UNIT.
JPS5717019A (en) Numerical controller
EP0287295A3 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
JPH06222810A (en) Central processing unit for process control system
TW330260B (en) Jumperless add-on card architecture and self setup and diagnosis method
JPH0457003B2 (en)
EP0299075A4 (en) Processing unit having at least one coprocessor.
EP0331747A4 (en) Numerical controller
JPS56152024A (en) Automatic initial-program loading system
CA2070285A1 (en) Input/output command issuing control system in data processing system
EP0753818A3 (en) Data processor having bus controller for controlling a plurality of buses independently of each other
JPS5495133A (en) Input/output processing control system
JPS5854418A (en) Interruption processing system
JPS6474617A (en) Floating-point arithmetic system
EP0473279B1 (en) Communication control apparatus for computing systems
JPS56111905A (en) Programmable sequence controller
JPS54145447A (en) Input-output control system
EP0464393A3 (en) Signal processor
JPS5654509A (en) Sequence controller
JPS61264405A (en) Sequence controller
JPS5482946A (en) Duplex system of sequence controller
JPS6455639A (en) Memory access controller

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees