TW326116B - Distribution network switching system for large switching architecture - Google Patents
Distribution network switching system for large switching architectureInfo
- Publication number
- TW326116B TW326116B TW086106172A TW86106172A TW326116B TW 326116 B TW326116 B TW 326116B TW 086106172 A TW086106172 A TW 086106172A TW 86106172 A TW86106172 A TW 86106172A TW 326116 B TW326116 B TW 326116B
- Authority
- TW
- Taiwan
- Prior art keywords
- cell
- distribution network
- network
- architecture
- competition
- Prior art date
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
A switch used for information cell transferring with cell competition, where each cell has its output port address. The switch consists of at least one distribution network which consists of: - NxN, the first routing network, the input port is used to receive the arrived cell, the N equals to the number of the input ports; the network is connected repeatedly; - The routing network of (beta)k group, the output port is used to the above cells by the target addresses are stored in the same shared buffer memory to avoid the competition and loss of those cells.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW086106172A TW326116B (en) | 1997-05-09 | 1997-05-09 | Distribution network switching system for large switching architecture |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW086106172A TW326116B (en) | 1997-05-09 | 1997-05-09 | Distribution network switching system for large switching architecture |
Publications (1)
Publication Number | Publication Date |
---|---|
TW326116B true TW326116B (en) | 1998-02-01 |
Family
ID=58262232
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086106172A TW326116B (en) | 1997-05-09 | 1997-05-09 | Distribution network switching system for large switching architecture |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW326116B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10735500B2 (en) | 2012-12-11 | 2020-08-04 | Hewlett Packard Enterprise Development Lp | Application server to NVRAM path |
-
1997
- 1997-05-09 TW TW086106172A patent/TW326116B/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10735500B2 (en) | 2012-12-11 | 2020-08-04 | Hewlett Packard Enterprise Development Lp | Application server to NVRAM path |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU632840B2 (en) | An atm switching element for transmitting variable length cells | |
CA2032774A1 (en) | Method of restoring the correct cell sequence, particularly in an atm exchange, and output unit therefor | |
EP0804005A3 (en) | A network switch | |
KR960700599A (en) | Data Transfer Switch, Access Control Asynchronous Transfer Mode (ATM) Switch, and Controlled Information Cell Flow Control Method (Controlled Access ATM Switch) | |
EP0412343A3 (en) | Switching network and module for an atm-system | |
EP0785698A3 (en) | Buffering of multicast cells in switching networks | |
CA2051696A1 (en) | Self-routing multipath network for switching asynchronous time-division multiplex cells | |
CA2025632A1 (en) | Routing method and routing system for switching system having a plurality of paths | |
CA2274966A1 (en) | High speed switching device | |
CA2028329A1 (en) | Cell exchanging apparatus | |
CA2145704A1 (en) | Asynchronous Transfer Mode Switch Architecture | |
US6570845B1 (en) | Switching system including a mask mechanism for altering the internal routing process | |
RU96124243A (en) | SWITCHING SYSTEM FOR THE PERFORMANCE OF ASYNCHRONOUS TRANSMISSION MODE AND METHOD OF SWITCHING CELLS IN IT | |
JP3105614B2 (en) | Light exchange matrix | |
EP0918419A3 (en) | ATM switch | |
WO2002056526A3 (en) | Non-blocking virtual switch architecture | |
CA2152637A1 (en) | Network for Transferring Consecutive Packets Between Processor and Memory with a Reduced Blocking Time | |
TW326116B (en) | Distribution network switching system for large switching architecture | |
KR960027840A (en) | Terabit class packet exchange apparatus and method | |
EP0755139A3 (en) | ATM switch address generating circuit | |
DE3687627D1 (en) | MEDIATION SYSTEM. | |
KR0159365B1 (en) | Apparatus for distributing and concentrating atm cell with bypassing function | |
KR0122733B1 (en) | Copy network of atm exchange for large capacity | |
KR0131540B1 (en) | Communication switching apparatus in asynchronous transfer | |
JP3329824B2 (en) | Switching connection circuit for communication equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK4A | Expiration of patent term of an invention patent |