TW320705B - Device and method of using incompatible CPU's in computer system - Google Patents

Device and method of using incompatible CPU's in computer system Download PDF

Info

Publication number
TW320705B
TW320705B TW84103644A TW84103644A TW320705B TW 320705 B TW320705 B TW 320705B TW 84103644 A TW84103644 A TW 84103644A TW 84103644 A TW84103644 A TW 84103644A TW 320705 B TW320705 B TW 320705B
Authority
TW
Taiwan
Prior art keywords
cpu2
cpu
signal
cpu1
converter
Prior art date
Application number
TW84103644A
Other languages
Chinese (zh)
Inventor
Jyh-Yeuan Liou
Huann-Bin Tzeng
Original Assignee
Ind Tech Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Tech Res Inst filed Critical Ind Tech Res Inst
Priority to TW84103644A priority Critical patent/TW320705B/en
Application granted granted Critical
Publication of TW320705B publication Critical patent/TW320705B/en

Links

Landscapes

  • Stored Programmes (AREA)

Abstract

A converter interface card transferring the incompatible CPU2 to be compatible with CPU1 includes: 1. An address converter to receive the address signal from the CPU2 and convert that signal to be compatible with CPU1; 2. A data converter to receive the data signal from the CPU2 and convert that signal to be compatible with CPU1; 3. A control bus converter to receive the control bus signal from the CPU2 and convert that signal to be compatible with CPU1, in addition, the above converters also convert the signal from CPU1 to be compatible with CPU2 and output the converted signal to CPU2; 4. A bus decoder to receive the converted signals of address, data, and control bus and generate a decoded signal; 5. A CPU switch unit to receive the decoded signal and the external CPU select signal and generate the corresponding tristate output control signal which will be output to the above three converters.

Description

3207Q5 A7 ___B7五、發明説明(/) 本發明之領域 本發明係關於可將不同之中央處理單元(CPU)(即 不同廠家或型式之CPU)放置於現有電腦系統之裝置及方 法*也就是說本發明允許使用者將目前之系統昇級至不同 型態(Type)之CPU。此外,如果主機板上擁有多個CPU插 槽(Socket)本發明也可以同時擁有兩種不同之CPU並存於 同一個系統上。 科技日新月異,不同系統之CPU,或列之CPU推 陳出新•造成使用者在更新系統上諸多困嫌。本發明可免 除使用者之困捶,且能以較少的花费(cost)達到較髙之 性能昇級。 本發明之背景 圖1爲傳統之電腦系統10,其中包含了顯示單元( Display Unit)如螢幕20,输入單元如鍵盤30,功能單元 如主機30,主機系統與螢幕、鍵盤以及週邊(如列表機50) •主機系統包含了電源供應器(Power Supply)、硬碟(Hard Disk)、軟碟(Floppy Disk Drive)、CD 唯讀記憶裝置(CD -ROM)、調變解調器Uodem),以及音效卡(Sound Card)。 最重要的是主機系統必須擁有它的主體-主機板-這才是腯動整個系統之來源· 主機板上包含了許多驅動電腦系統的元件,其中最主要的元 件爲中央處理單元(CPU),其它的元件包括了主記憶體(Main Memory),快取記憶體(Cache Memory),EPROM,時脈驅動器 (Clock Drive$e 本紙張尺度適用中國國家揉準(CNS > A4规格(210X297公嫠> • « I-------------^ Ί裝------訂-----~線 (請先閱讀背面之注$項再填窝本頁) 經濟部中央揉準局貝工消費合作社印装 83.3.10,000 經濟部中央橾準局貝工消费合作社印製 320705 一 A7 ___B7 五、發明説明(X ) 隨著技術改進步調的加快,新一代功能強大的CPUs不 斷的推陳出新,例如:Intel公司的286,386,486,P5的 CPU。 要將Intel CPU之類的電腦系統昇級,通常只需更換 CPU即可,此乃一般習知之技術·道是因爲一般而言同一家 族之CPU擁有有同之指令集(Instruction Sets),有相近 的输入/输出(Input/ouput)訊躭格式· I/O訊號包含了, 時脈(Clock)、位址匯流排(Address Bus)、資料匯流排( Data Bus),以及控制訊號(Control Signals),此外它們也 可以使用相同之作業系統· 然而,如果要把電腦系統更新至另一系列之CPU (如 DEC Alpha,PowerPC,R4000.....等),則必須將整套主機 板更換。道是因爲一般而言這些CPU沒有相同之運算指令 集、相同之匯流排架構(Bus Architecture)、以及相同之 接腳排列(Pin Assignment)·因此,將會提髙其昇級之花 费,且並不實際。 某一些主機板上擁有多個CPU插槽以供系統之用, 然而道些主機板卻只能使用相同家族的CPU。例如486的 主機板上就無法放入PowerPC的CPU,並沒有辦法使用不 同家族的CPU。 如果將某一類之CPU的接腳排列轉換成另一類CPU之 接腳,即可解決無法在現有的主機板系統上使用另外一種CPU 的問題。也就是說,如果我們將兩種不同型式之CPU轉換成 現有相同之接脚,則可以減低使用者同時使用二種不同電腦 本紙張尺度逍用中國國家揉準(CNS ) A4規格(210X297公釐) 83.3.10,0003207Q5 A7 ___B7 5. Description of the invention (/) Field of the invention The present invention relates to a device and method that can place different central processing units (CPUs) (ie CPUs of different manufacturers or types) in an existing computer system. The invention allows the user to upgrade the current system to a different type (Type) CPU. In addition, if there are multiple CPU sockets (Socket) on the motherboard, the present invention can also have two different CPUs on the same system at the same time. Technology is changing with each passing day, and CPUs of different systems, or listed CPUs, are being updated. This has caused many users to be troubled in updating the system. The invention can avoid the trouble of the user, and can achieve higher performance upgrade with less cost. BACKGROUND OF THE INVENTION FIG. 1 is a conventional computer system 10, which includes a display unit (Display Unit) such as a screen 20, an input unit such as a keyboard 30, a functional unit such as a host 30, a host system and a screen, keyboard and peripherals (such as a list machine) 50) • The host system includes a power supply (Power Supply), a hard disk (Hard Disk), a floppy disk (Floppy Disk Drive), a CD-ROM (CD-ROM), a modem Uodem), and Sound Card. The most important thing is that the host system must have its main body-the motherboard-this is the source of the whole system. The motherboard contains many components that drive the computer system, the main component of which is the central processing unit (CPU), Other components include Main Memory, Cache Memory, EPROM, and Clock Drive. This paper standard is applicable to China National Standard (CNS & A4 specifications (210X297 > • «I ------------- ^ Ί 装 ------ book ----- ~ line (please read the note $ item on the back and fill the nest page) Printed by the Ministry of Economic Affairs of the Central Bureau of Customs and Industry Peking Consumer Cooperative 83.3.10,000 Printed by the Ministry of Economic Affairs of the Central Bureau of Customs and Industry Peking Consumer Cooperative 320320 I A7 ___B7 V. Description of Invention (X) With the acceleration of technological improvement, the new generation of powerful functions CPUs are constantly being updated, for example: Intel's 286, 386, 486, P5 CPU. To upgrade a computer system such as Intel CPU, usually only need to replace the CPU, this is a commonly known technology Generally speaking, CPUs of the same family have the same instruction set (Instruc tion Sets), there are similar input / output (Input / ouput) signal format and I / O signals include, Clock, Address Bus, Data Bus, and Control signals (Control Signals), in addition they can also use the same operating system · However, if you want to update the computer system to another series of CPUs (such as DEC Alpha, PowerPC, R4000 .....), you must change The whole motherboard is replaced. Generally speaking, these CPUs do not have the same operation instruction set, the same bus architecture (Bus Architecture), and the same pin assignment (Pin Assignment). Therefore, they will be upgraded. It is costly and not practical. Some motherboards have multiple CPU sockets for the system, but some motherboards can only use CPUs of the same family. For example, 486 motherboards cannot be placed in PowerPC. CPU, there is no way to use CPUs of different families. If you convert the pin arrangement of one type of CPU to the pin of another type of CPU, you can solve the problem that you ca n’t use another type of CPU on the existing motherboard system. That is to say, if we convert two different types of CPUs to the same pins, we can reduce the use of two different computers at the same time. The paper size can be easily used in China National Standard (CNS) A4 specification (210X297 Mm) 83.3.10,000

Jk—裝------訂-----广線 {請先《請背面之注意事項再填寫本頁) 3^G7〇5 A7 B7 五、發明説明(3) 系統的髙昂花費,而一般而言,道些花費並不是必須的,如 硬式磁碟、軟式磁碟、繪圓界面卡、螢幕....等,皆可避免 重複的浪费。 .因此,本發明之目的即在解決目前電腦系統昇級所帶來 的高昂花费· 經濟部中央揉準局貞工消费合作社印製 本發明之概要 本發明提供一锢轉換器(converter)之架構使得不相容 於原中央處理軍元CPU1之中央處理軍元CPU2得以包裝成 與原中央處理單元CPU1相同之包裝外觀,如此即可插入原 來僅供CPU1使用之主機板系統上。轉換器的界面包含了位 址轉換器(Address Converter),資料轉換器(Data Converter)以及控制匯流排轉換器(Control Bus Converter),位址轉換器,資料轉換器,以及控制匯流排轉 換器之功用在於將由中央處理單元CPU2所發出來的位址( Address)訊號,資料(Data)訊號以及控制(Control)訊 號轉換成與中央處理單元CPU1相容的訊號•此外,此三個 轉換器也接收從中央處理單元(CPU1)相容的訊號接脚 (Signal)轉換成中央處理單元(CPU2)所能接收的訊號。 此外,尙有一個匯流排解碼器(Bus Decoder)用於接收 轉換過的位址(Address)資料(Data)以及控制(Control) 的訊號,產生一個解碼訊號,此解碼訊號將用於控制中央處 理單元切換單元(CPU Switch Unit)。CPU切換軍元(CPU Switch Unit)之功能在於接收匯流排解碼器(Bus Decoder) ml 1^1 n ϋ— Y m· X (請先閲讀背面之注$項再埃寫本頁) 訂 Λ 本紙張尺度適用中國國家揉準(CNS ) Α4规格(210X297公釐) 經濟部中央揉準局貝工消費合作社印裂 3^0705 A7 B7 五、發明説明(f ) 訊號後可輸出三態輸出控制訊號(Tristate Output Control Signals)以當做位玻(Address),資料(Data)以及控制( Control)等匯流排轉換器(Bus Converters)的控制訊號· 如果在主機板上擁有多個CPU,舉例而言CPU1、以及 CPU2,則CPU切換單元(CPU switch Unit)可以接收一個 CPU的遘擇訊號(CPU Select Signal),然後輪出兩個訊號, CPU1 啓動/關閉訊號(CPU1 enable/disable singal),CPU2 啓動/關閉訊號(CPU2 enable/disable signal)來選擇啓 動那一顆CPU·此外,此軍元尙須保證在啓動某一顆CPU時 ,另外的一顆CPU必須同時被關閉(Disable)· 在软體系統方面,本發明尙且提出了一個如何在擁有多 個中央處理單元(CPUs)之主機系統上選擇任一 CPU啓動 之方法•道個方法包括了在擁有多個CPU系統上啓動一預 設CPU的步思•在此例中,假設預設(Default)的CPU 爲CPU1,而其基本输入/輸出系統(BIOS)爲儲存於主機系 統上的EPROM內。 在執行完BIOS程式碼(code)內之程式後,此時系統 會跳到預先建好硬碟分割區(Harddisk Partition)上讀取 程式(Fetch Instruction)來執行,在此分割面內,包含了 —個啓動管理程式(Boot Manager Program)以及此二個 CPU的BIOS程式碼(Code)。此時電腦螢幕上會顯示一個選 擇畫面(Selection Menu),上面會列出所有可使用的中央 處理單元(CPU)。使用者(User)可以在此時選擇欲啓動的中 央處理單元。選擇完後,電腦會依據使用者所選之CPU啓 動相對之電腦作業系統· 本紙張尺度逋用中國國家標準(CNS > A4規格(210X297公釐) 83. 3. 10,000 -------Jkl裝------訂-----~線 (請先閱讀背面之注意事項再填寫本頁) A7 B7五、發明説明(Γ ) 經濟部中央揉準局工消費合作社印裝 如果說,此者使用者所選擇的中央處理單元爲電腦預設 的CPU1,此時即可直接跳至館存CPU1作業環境之啓動分割 區(Boot Partition)上繼績載入CPU1的作業環境· 如果此時使用者所選擇的是CPU2而非預設的CPU1,則 系統會將存於此分割區內CPU2的BIOS程式碼載入電腦的 隨機記憶雔(RAM)上電腦開機時所執行第一個執令的起始位 置上,然後CPU1會被CPU切換單元(CPU Switch Unit) 所關閉(Disable),同時CPU2會被啓動(Enable),然後整 個電腦系統會由CPU切換單元(CPU Switch Unit)發出重 新啓動(Reset)的訊號重新啓動整個系統,在執行完開機自 我測試(Power-on Selt-test)後,系統直接至存有CPU2 作業系統之分割區(Partition)開始載入程式,最後進入 CPU2的作業環境裡。 本發明尙且提供如果此時已經進其中一個CPU的作業 環境裡切換至另外一個CPU的作業環境的方法。其中,如 果此時整個系統記憶體(System Menory)分割成二個部份 ,第一個部份分割給CPU1,而剩下的另一部份割給CPU2。 則在接收到切換CPU的指令時,系統會將CPU2的BIOS 程式碼存放在主記憶體內(方法同上),將CPU1之相關資訊 儲存於硬碟上,關閉CPU1,同時啓動CPU2,然後重新啓動 (Reset)整個電腦系統,此後依據以上之方法依序啓動,存 取第二個記憶體區(Memory,Portion),最後進入CPU2的 作業環境· -------人、1裝------訂-----/線 (請先S讀背面之注f項再埃寫本頁) 本纸張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 83. 3.10,000 經濟部中央揉準局貝工消费合作社印装 A7 B7 五、發明説明(4) 如果在接到切換CPU的訊號時,CPU2已經被啓動過’ 且其程式資料儲存於第二個記憶髖區(Memory Portion) ’則 此時系統只需執行插斷(Interupt)程式,以儲存CPU1之 相關系統資訊(Information)於硬碟裡’回存CPU2之資 訊狀態,然再關閉CPU1,同時啓動CPU1,並且執行一程式 以存回CPU2事前之資訊,讀取第二個記憶髖區,最近進入 CPU2之環境裡。 另外一個切換的方法爲假設整個系統使用全部的記憶系 統(Memory System)而非分割成二個部份。則當系統在接收 到切換CPU的指令時,假設此時爲由CPU1切換到CPU2 ’ 則CPU1整個記憶雔的資訊以及當時的狀態(Status)全部 回存至硬式磁碟機上(Harddisk),然後,如同前面所述的 一樣,系統會把CPU2的BIOS程式碼拷貝jcopy)至系統 啓動後開始執行程式的起始位址(Starting Address)上。 關閉CPU1,啓動CPU2,重新啓動(Reset)系統,最後依序 進入CPU2的作業環境裡。 同樣的,如果CPU2已經啓動過,且其資訊狀態已經儲 存於硬式磁碟系統上,則此時一樣需執行插斷(Interrupt) 程式以儲存CPU2之資訊(Infor mation)狀態(state), 回存CPU2之資訊狀態,然後切換進入CPU2之作業環境。 本發明之特點在於引進一個轉換器界面(Converter Interface)後,使得原有電腦系統能夠將舊有的CPU更換至 另一個不同系統的新世代之CPU。也就是說,使用在份需捨 棄舊有的電腦系統下即可輕易地將其電腦系統昇級。 本紙張尺度適用中國國家揉準(CNS ) A4規格(210X297公釐) 83. 3. 10,000 I----^ 1 裝-- (請先閱讀背面之注意事項再填窝本頁) 訂 線 3^0705 經濟部中央標準局貝工消費合作社印製 A7 B7 五、發明説明(7) 本發明的一種衍生爲如果主機板上允許多個插槽時,則 使用者可同時使二種不同的CPU在同一主機板,(或者,亦 可以用一 CPU子卡·(Daugther Board)上放置多個不同之 CPU,放置於原CPU插槽上· CPU之切換可以以一個硬碟區上的啓動管理程式(Boot Manager Program)或者是常駐(resident)的切換程式來達 成。也就是脫,本發明減少了使用者在昇級時硬嫌、軟體上 大量的花费· 總而言之,本發明應用在舊有的電腦系統上使用新的且 不相容之CPU,解決了傅統的電腦系統上昇級困難之缺點。 此外,本發明尙且允許在同一個主機板上擁有二個或多個 CPU共存於同一個系統。因此,可免除受限於單一CPU系統 而造成昇級時之資源浪费。 圖式之簡述 匾1表一傳統之電腦系統; 圖2表本發明所導入之轉換器介面 (Converter Interface); 圖3表本發明包裝成1C之示意圖: 圖4表如何選取任意CPU來啓動電腦系統之流程圖 (Flow Chart); 本纸張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) ί -^------tr------f 4 (請先聞讀背面之注$項再填窝本頁) 經濟部中央揉準局貞工消費合作社印裝 320705 A7 __B7_ 五、發明説明(及) 圖5表在已經啓動的電腦系統上,切換CPU方法之流 程圖; 圓6表在己經啓勖的電腦系統上,切換CPU的另外一 種方法之流程圖; 本發昀之詳細敘述 本發明基本上包含了兩大部份:硬«架構(Apparatus) 部份,以及使用方法部份(Method Part) ·本發明之硬體架 構包含了一轉換器界面裝置(Converter Interface Device )100,其詳細架構如圖2 · 本發明之轉換器界面裝置(Converter Interface Device)類似於 CPU 之週邊線路(Peripheral circuit)。 經由此裝置,將CPU2包裝起來,使得CPU2得以在接脚外 觀上,與CPU1完全相容,也就是說,轉換器界面裝置 (Converter Interface Device)將 CPU2 積體電路 (Integrated circuit) 100轉換成相容於CPU1之載台( carrier) 105。其中,CPU2 爲較新一代的 CPU 如 PowerPC CPU,而CPU1爲較老式且與CPU2不相容之CPU,如 486 CPU。 如上所述,本發明整合轉換器界面裝置(converter Interface Device) 100 以及 CPU2 110,到一載台上( carrier) 105·此載台上有著與CPU1相同的接脚數目排列 ,以及位置,也就是,與CPU1接腳完全相容。 本纸張尺度適用中國國家標準(CNS ) A4規格(210X297公鼇) --------^ ύ------、tr------f J (請先閲讀背面之注$項再填寫本頁) A7 B7 五、發明説明(冗) 載台(carrier) 105的I/O訊號與CPU1的I/O訊 號有著相同的格式•因此,如果我們將CPU2整合( Incorporated)於載台(Carrier) 105 上,則 CPU2 可 直接放置於擁有CPU1插槽的主機板系統上。 圖3顯示了在載台上105擁有一個可放置CPU的插 槽,轉換器界面裝置(Converter Interface Device)圃 2 之100將CPU2的I/O訊號轉換成與CPU1 (與CPU2不 同家族、型態)相似之訊號,此舉使得CPU2 (圖2之110 )得以經由載台105 輕易地放置於原使用CPU1之主機 板系統上。所以,從CPU1昇級至CPU2並不需要大費 的動作· ^^i-ϋ I - --1 I I----- . 1 1^ I (請先Η讀背面之注意事項再填寫本頁) 經濟部中央標準局貞工消費合作社印製 從另外的一個兩/L來畚,對一個有多個CPU插槽的主 機板系統而言,可利用此載台(Carrier)插入CPU插槽( Socket)來達成同一主機板上擁有多個不同型態之CPU的 目的·本發明中之轉換器界面裝置(Converter Interface Device) 100 (圖2),可將原不相容於CPU1之CPU轉換 成與CPU1之晶片(即載台)。因此,只要主機板上擁有多 個CPU插槽,應用本發明之載台(Carrier) 105即可使用 多個CPU於同一系統上。舉例而言,應用本發明,一個主 機板上可能同時擁有Pentium TM CPU以及PowerPC CPU,而此二種CPU 明顯的是不同型態的二種CPU。在本 列中,我們假設有二個不同型態之CPU - CPU1及CPU2。 圖2之展線(Dotted Line)內爲本發明之轉換器界面 裝置 100 (Converter Interface Device),此轉換器界面 裝置(Converter Interface) 100,與 CPU2 整合於載台( 訂 " 本紙張尺度適用中國國家橾準(CNS ) A4規格(210X297公釐) 經濟部中央標準局貞工消费合作社印製 320705 A7 ____B7_ 五、發明説明(/〇 )Jk—install ------ order ----- Guang line (please first "please pay attention to the back and then fill in this page") 3 ^ G7〇5 A7 B7 5. Description of the invention (3) The high cost of the system And, generally speaking, some costs are not necessary, such as hard disks, floppy disks, round interface cards, screens, etc., can avoid repeated waste. Therefore, the purpose of the present invention is to solve the current high cost caused by the upgrade of the computer system. The Ministry of Economic Affairs, Central Bureau of Economic Development, Zhengong Consumer Cooperative Printed the outline of the present invention. The central processing unit CPU2, which is not compatible with the original central processing unit CPU1, can be packaged with the same packaging appearance as the original central processing unit CPU1, so that it can be inserted into the motherboard system originally used only by CPU1. The interface of the converter includes Address Converter, Data Converter and Control Bus Converter, Address Converter, Data Converter and Control Bus Converter. The function is to convert the address signal, data signal and control signal sent by the central processing unit CPU2 into signals compatible with the central processing unit CPU1. In addition, the three converters also receive The signal pin compatible with the central processing unit (CPU1) is converted into a signal that the central processing unit (CPU2) can receive. In addition, there is a bus decoder (Bus Decoder) for receiving the converted address data (Data) and control (Control) signals to generate a decoded signal, which will be used to control the central processing Unit switching unit (CPU Switch Unit). The function of the CPU Switch Unit is to receive the Bus Decoder ml 1 ^ 1 n ϋ— Y m · X (please read the note $ item on the back and write this page) Order Λ this The paper scale is applicable to the Chinese National Standardization (CNS) Α4 specification (210X297mm). The Central Ministry of Economic Affairs of the Ministry of Economic Affairs Beigong Consumer Cooperative Printed 3 ^ 0705 A7 B7. Fifth, the invention description (f) can output a three-state output control signal after the signal (Tristate Output Control Signals) is used as the control signal of bus converters such as Address, Data and Control. If you have multiple CPUs on the motherboard, for example CPU1 , And CPU2, the CPU switch unit can receive the CPU Select Signal of a CPU, and then round out two signals, CPU1 enable / disable signal (CPU1 enable / disable singal), CPU2 start / Turn off the signal (CPU2 enable / disable signal) to choose which CPU to start. In addition, this military command must ensure that when a certain CPU is started, the other CPU must be turned off at the same time (Disable). In the software system In the face of this, the present invention provides a method for selecting any CPU to start on a host system with multiple central processing units (CPUs). The method includes starting a preset CPU on a system with multiple CPUs. Steps • In this example, assume that the default CPU is CPU1, and its basic input / output system (BIOS) is stored in EPROM on the host system. After executing the program in the BIOS code, the system will jump to the pre-built hard disk partition (Harddisk Partition) to read the program (Fetch Instruction) to execute. In this partition plane, it contains -A Boot Manager Program (Boot Manager Program) and the BIOS code (Code) of the two CPUs. At this time, a selection screen (Selection Menu) is displayed on the computer screen, and all available central processing units (CPUs) are listed above. The user can select the central processing unit to be activated at this time. After the selection, the computer will start the corresponding computer operating system according to the CPU selected by the user. This paper standard uses the Chinese National Standard (CNS & A4 specifications (210X297 mm) 83. 3. 10,000 ------ -Jkl outfit ------ order ----- ~ line (please read the precautions on the back before filling in this page) A7 B7 V. Invention description (Γ) Printed by the Ministry of Economy Central Bureau of Industry and Consumer Cooperatives If the central processing unit selected by the user is the CPU1 preset in the computer, then you can jump directly to the boot partition of the CPU1 operating environment of the library and load the operating environment into the CPU1 If the user selects CPU2 instead of the default CPU1 at this time, the system will load the BIOS code of CPU2 stored in this partition into the computer's random memory (RAM). At the beginning of the command, CPU1 will be disabled by the CPU Switch Unit (CPU Disabled Unit), and CPU2 will be enabled (Enable), and then the entire computer system will be switched by the CPU Switch Unit (CPU Switch Unit) Send a reset (Reset) signal to restart the entire system After the power-on selt-test is executed, the system directly loads the program to the partition where the CPU2 operating system is stored, and finally enters the operating environment of the CPU2. If you have entered the operating environment of one CPU at this time to switch to the operating environment of another CPU. Among them, if the entire system memory (System Menory) is divided into two parts at this time, the first part is divided into CPU1, and the remaining part is cut to CPU2. When receiving the instruction to switch CPU, the system will store the BIOS code of CPU2 in the main memory (same as above), and store the relevant information of CPU1 in hard On the disk, shut down CPU1, start CPU2 at the same time, and then restart (Reset) the entire computer system, then start up sequentially according to the above method, access the second memory area (Memory, Portion), and finally enter the operating environment of CPU2 ------- person, 1 pack ------ order ----- / line (please read the note f on the back first and then write this page) This paper size is applicable to Chinese national standards ( CNS) A4 specification (210X297mm) 83. 3.1 0,000 A7 B7 printed by Beigong Consumer Cooperative of the Central Bureau of Economic Development of the Ministry of Economic Affairs 5. Description of the invention (4) If the CPU2 has been activated when receiving the signal to switch the CPU, and its program data is stored in the second memory hip area (Memory Portion) 'At this time, the system only needs to execute the interruption (Interupt) program to store the relevant system information of CPU1 (Information) on the hard disk' to restore the information status of CPU2, then shut down CPU1, and start CPU1, And execute a program to save the previous information of CPU2, read the second memory hip area, and recently enter the environment of CPU2. Another method of switching is to assume that the entire system uses the entire memory system (Memory System) instead of being divided into two parts. When the system receives the instruction to switch the CPU, it is assumed that the switch is from CPU1 to CPU2 'at this time. The information of the entire memory of CPU1 and the current status (Status) are all restored to the hard disk drive (Harddisk), and then As mentioned above, the system will copy the CPU2 BIOS code to jStart) to the starting address (Starting Address) after the system starts to execute the program. Turn off CPU1, start CPU2, restart (Reset) the system, and finally enter the working environment of CPU2 in sequence. Similarly, if CPU2 has been started and its information state has been stored on the hard disk system, then it is also necessary to execute an interrupt (Interrupt) program to store CPU2 information (Infor mation) state (state), restore The information status of CPU2, and then switch to the operating environment of CPU2. The present invention is characterized by the introduction of a converter interface (Converter Interface), so that the original computer system can replace the old CPU to another new system CPU of a different system. In other words, it can easily upgrade its computer system if it needs to discard the old computer system. The size of this paper is applicable to China National Standard (CNS) A4 (210X297mm) 83. 3. 10,000 I ---- ^ 1 pack-(please read the precautions on the back and fill in this page) Strand 3 ^ 0705 A7 B7 printed by the Beigong Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economy V. Description of the invention (7) A derivative of the present invention is that if multiple slots are allowed on the motherboard, the user can use two different CPUs at the same time. On the same motherboard, (or, you can use a CPU daughter card · (Daugther Board) to place multiple different CPUs, placed on the original CPU socket · CPU switching can start the management program on a hard disk area (Boot Manager Program) or a resident switching program to achieve. That is, the invention reduces the user's suspicion when upgrading, and a lot of software costs. In short, the invention is applied to the old computer system The use of new and incompatible CPUs solves the shortcomings of upgrading difficulties on Futong's computer system. In addition, the present invention also allows two or more CPUs on the same motherboard to coexist in the same system. Therefore, In addition to being limited to a single CPU system, it causes waste of resources during upgrade. Brief description of the drawings Plaque 1 shows a traditional computer system; Figure 2 shows the converter interface (Converter Interface) introduced by the present invention; Figure 3 shows the present invention Schematic diagram of packaging into 1C: Figure 4 shows the flow chart of how to select any CPU to start the computer system (Flow Chart); This paper standard is applicable to the Chinese National Standard (CNS) A4 specification (210X297mm) ί-^ ---- --tr ------ f 4 (please read the note $ item on the back and fill in this page) Printed and printed 320705 A7 __B7_ by the Ministry of Economic Affairs, Central Engineering Bureau of the Ministry of Economic Affairs. 5 shows the flow chart of the method of switching the CPU on the computer system that has been started; round 6 shows the flow chart of the other method of switching the CPU on the computer system that has been started; the detailed description of the present invention basically Contains two major parts: the hardware «Architecture (Apparatus) part, and the use method part (Method Part) · The hardware architecture of the present invention includes a converter interface device (Converter Interface Device) 100, the detailed structure is as follows Figure 2. The converter world of the invention The Converter Interface Device is similar to the peripheral circuit of the CPU. Through this device, the CPU2 is packaged so that the CPU2 is completely compatible with the CPU1 in appearance of the pins, that is, the converter interface device (Converter Interface Device) converts the integrated circuit 100 of the CPU2 into a carrier 105 compatible with the CPU1. Among them, CPU2 is a newer generation CPU such as PowerPC CPU, and CPU1 is an older CPU that is incompatible with CPU2, such as 486 CPU. As described above, the present invention integrates the converter interface device 100 and the CPU2 110 to a carrier 105. This carrier has the same pin number arrangement and position as the CPU1, that is, , Fully compatible with CPU1 pin. This paper scale is applicable to the Chinese National Standard (CNS) A4 specification (210X297 male Ao) -------- ^ ύ ------, tr ------ f J (Please read the back of the first (Note $ item and fill in this page) A7 B7 5. Description of invention (redundant) The I / O signal of carrier 105 has the same format as the I / O signal of CPU1. Therefore, if we integrate CPU2 (Incorporated) On the carrier 105, CPU2 can be placed directly on the motherboard system with CPU1 socket. Figure 3 shows that there is a slot on the stage 105 where the CPU can be placed. The converter interface device (Converter Interface Device) 100 of the garden 2 converts the I / O signal of CPU2 to the CPU1 (different family and type from CPU2). ) A similar signal, this action allows CPU2 (110 in FIG. 2) to be easily placed on the motherboard system that originally used CPU1 via stage 105. Therefore, upgrading from CPU1 to CPU2 does not require much effort. ^^ i-ϋ I---1 I I -----. 1 1 ^ I (Please read the precautions on the back before filling this page ) The Zongong Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economic Affairs printed from another two / L to the board. For a motherboard system with multiple CPU sockets, you can use this carrier to insert the CPU socket ( Socket) to achieve the goal of having multiple CPUs of different types on the same motherboard. The Converter Interface Device 100 (Figure 2) of the present invention can convert a CPU that is not compatible with CPU1 into Wafer (ie stage) with CPU1. Therefore, as long as there are multiple CPU sockets on the motherboard, the carrier 105 of the present invention can use multiple CPUs on the same system. For example, applying the present invention, a main board may have both a Pentium TM CPU and a PowerPC CPU, and these two CPUs are obviously different types of two CPUs. In this column, we assume that there are two different types of CPUs-CPU1 and CPU2. The line in FIG. 2 (Dotted Line) is the converter interface device 100 (Converter Interface Device) of the present invention. This converter interface device (Converter Interface Device) 100 is integrated with the CPU 2 on the stage (order " this paper size applies China National Standard (CNS) A4 specification (210X297mm) Printed by the Ministry of Economic Affairs Central Standards Bureau Zhengong Consumer Cooperative Society 320705 A7 ____B7_ V. Description of invention (/ 〇)

Carrier) 105上,其功能爲將CPU2 110 I/O訊號的接脚 格式轉換至與CPU1相容之接脚格式。 從CPU2轉到CPU丨的轉換器界面裝置(Converter Interface Device)爲特設Vj·的,從 486 CPU 轉到 PowerPC 的轉換器界面裝置(Converter Interface De_vice )將與其也任二種CPU之轉換器界面裝置(Converter Interface Device)不同•执然如此,一個有經欲的工程 _能彳輕易地作改原轉換器界面裝置(Converter Interface Device)使其通用於;5')種紙合之二個CPU。 轉換器界面裝置(Converter Interface Device)包含 了 Ju大部份,—個位址_換器(Address Converter) 120, —個資料轉換器(Data Converter)以及一個控制匯流排轉 換器(Control Bus Converter) 120,此三大部份之功能在 轉換CPU1,CPU2間之號訊號1異,其中包括了可能的位址 排列(Endian)問題,此三部份將保證資料傳输時的性。 位址轉換器(Address Converter) 12〇 ’良叙接收由 CPU2發出的位址訊號(Address Signals)經由此轉換至 CPU1能夠接受之訊號政格(Protocol),載台(Carrier) 105,則將此位址訊號输出至CPU1系統相對應之接脚上。 同樣的資料轉換器(Data Converter) 130接收來自 CPU2的資料訊號(Data Signals)經由內部的匯流排114 轉換成與CPU1相容之資料訊號。再兵由載台 (Carrier) 轉換至與CPU1相同之接腳。 本紙張尺度適用中國國家標準(CNS ) Λ4規格(210X297公釐) 产▲------il------^ ^ (請先閲讀背面之注意事項再填寫本頁) 經濟部中央標準局貝工消费合作社印製 A7 _ . . _B7_ 五、發明説明(丨丨)Carrier) 105, its function is to convert the pin format of CPU2 110 I / O signal to the pin format compatible with CPU1. The converter interface device (Converter Interface Device) from CPU2 to CPU 丨 is specially designed for Vj ·, and the converter interface device (Converter Interface De_vice) from 486 CPU to PowerPC will be the same as the converter interface device of any two types of CPU. (Converter Interface Device) is different • It is true that a desired project _ can easily be converted to the original converter interface device (Converter Interface Device) to make it universal; 5 ') two kinds of paper combined CPU. The converter interface device (Converter Interface Device) contains most of Ju, an address converter (Address Converter) 120, a data converter (Data Converter) and a control bus converter (Control Bus Converter) 120. The functions of these three major parts are different when converting the signals between CPU1 and CPU2. This includes the possible end address problem. These three parts will ensure the data transmission performance. The address converter (Address Converter) 12〇 'Liangxu receives the address signals (Address Signals) sent by the CPU2 through this conversion to CPU1 can accept the signal political (Protocol), the carrier (Carrier) 105, then this The address signal is output to the corresponding pin of the CPU1 system. The same data converter (Data Converter) 130 receives data signals (Data Signals) from the CPU 2 and converts them into data signals compatible with the CPU 1 via the internal bus 114. The soldiers are switched from the carrier to the same pin as CPU1. The size of this paper is applicable to the Chinese National Standard (CNS) Λ4 specification (210X297mm) ▲ ------ il ------ ^ ^ (Please read the precautions on the back before filling out this page) Central Ministry of Economic Affairs A7 _.. _B7_ printed by Beigong Consumer Cooperative of the Bureau of Standards V. Description of the invention (丨 丨)

Carrier) 105上,其功能爲將CPU2 110 I/O訊號的接脚 格式轉換至與CPU1相容之接脚格式。 從CPU2轉到CPU1的轉換器界面裝置(Converter Interface ..Device)爲特別設計的,從486 CPU轉到. PowerPC 的轉換器界面裝置(Converter Interface Device )將與其他任二種CPU之轉換器界面裝置(Converter Interface Device)不同β雖然如此,一個有經驗的工程師 仍能很輕易地修改原轉換器界面裝置(Converter Interface Device)使其適用於別種組合之二個CPU。 轉換器界面裝置(Converter Interface Device)包含 了五大部份,一個位址轉換器(Address Converter) 120, —個資料轉換器(Data Converter)以及一個控制匯流排轉 換器(Control Bus Converter) 120,此三大部份之功能在 轉換CPU1,CPU2間之號訊號差異,其中包括了可能的位址 排列(Endian)問題,此三部份將保證資料傳輸時的正確性。 位址轉換器(Address Converter) 120,負責接收由 CPU2發出的位址訊號(Address Signals)經由此轉換至 CPU1能夠接受之訊號規格(Protocol),載台(Carrier) 105(則將此位址訊號输出至CPU1系統相對應之接腳上。 同樣的資料轉換器(Data Converter) 130接收來自 CPU2的資料訊號(Data Signals)經由內部的匯流排114 轉換成與CPU1相容之資料訊號。再藉由載台(Carrier) 轉換至與CPU1相同之接腳。 本纸張尺度適用中國國家揉準(CNS > Α4规格(210X297公釐) 83. 3.10,000 ---------ί 1裝------訂-----/線 (請先聞讀背面之注意事項再填寫本頁) 經濟部中央揉準局員工消费合作杜印製 3^〇7〇5 ____B7 五 '發明説明(ϋ) 控制匯流排轉換器140 (control Bus Converter)經 由內部之匯流排(Internal Bus)接收來自CPU2之控制訊 號(Control Signals)轉換成與CPU1相容之控制訊號, 轉換後的控制訊號與CPU1有相容之格式(Format)·接著, 此轉換器經由載台(Carrier)输出相同之接脚訊號至CPU1 的電腦系統上· 對一個擁有多個(plurality) CPU插座(socket)的 主機板系統而言,如CPU1以及CPU2,與CPU1相容之位 址(Address),資料(Data),控制(Control),匯流排( Buses) 122,132以及142,以及其內部之位址,資料,控 制匯流排允許訊號做雙向之流通•也就是說,這些匯流排不 僅僅是從CPU2流向CPU1之主機系統,而且也以從主機系 統上送訊號回CPU2、 —樣的道理,位址(Address),資料(Data)以及控制 (Control)匯流排轉換器(Bus Converter)不但將CPU2之 訊號格式轉換成CPU1之訊號格式,而且也將CPU1之訊號 轉換成CPU2之訊號-若是此時訊號由CPU1送至CPU2 的例子。在後面一個例子裡,此三個轉換器(Converter) 120,130以及140,控制訊號轉換成與CPU2相容之訊號來 執行指令。 觀諸此載台系統(Carrier) 105, CPU1之相容位址( Address),資料(Data)以及控制(Control)匯流排( Buses) 122,132 以及 142,尙有經訊號線 126,136,146 連接到匯流排解碼器上(Bus Decoder) 150,匯流排解碼器 接收這些訊號,將其解碼之後,输出一解碼後的訊號( 本紙張尺度適用中國國家梂準(CNS ) Α4规格(210X297公釐) 83. 3.10,00° --------ί -裝------訂------{银 (請先閱讀背面之注意事項再填寫本頁) 五、發明説明(/i ) A7 B7 經濟部中央揉準局員工消费合作社印製Carrier) 105, its function is to convert the pin format of CPU2 110 I / O signal to the pin format compatible with CPU1. The converter interface device (Converter Interface .. Device) from CPU2 to CPU1 is specially designed, from 486 CPU to. The converter interface device (Converter Interface Device) of PowerPC will interface with any other two kinds of CPU converters The device (Converter Interface Device) is different β. Nevertheless, an experienced engineer can easily modify the original converter interface device (Converter Interface Device) to make it suitable for two CPUs of different combinations. The converter interface device (Converter Interface Device) includes five parts, an address converter (Address Converter) 120, a data converter (Data Converter) and a control bus converter (Control Bus Converter) 120, this The three major functions are to convert the signal difference between CPU1 and CPU2, including the possible end address problem. These three parts will ensure the accuracy of data transmission. Address Converter (Address Converter) 120, responsible for receiving the address signals (Address Signals) sent by CPU2 through this conversion to the signal specifications (Protocol) that CPU1 can accept, carrier (Carrier) 105 (the address signal Output to the corresponding pin of the CPU1 system. The same data converter (Data Converter) 130 receives the data signals (Data Signals) from the CPU2 and converts them into data signals compatible with the CPU1 via the internal bus 114. The carrier (Carrier) is converted to the same pin as CPU1. The paper size is suitable for Chinese national standard (CNS > Α4 specification (210X297mm) 83. 3.10,000 --------- ί 1 Install ------ order ----- / line (please read the precautions on the back first and then fill out this page) Employee consumption cooperation of the Central Bureau of Economic Development of the Ministry of Economic Affairs Du Print 3 ^ 〇7〇5 ____B7 Five ' DESCRIPTION OF THE INVENTION (ϋ) The control bus converter 140 (control bus converter) receives control signals from the CPU2 (Control Signals) through the internal bus (Internal Bus) into control signals compatible with the CPU1, the converted control signals Compatible with CPU1 (Format) · Connect This converter outputs the same pin signal to the CPU1 computer system through the carrier. For a motherboard system with multiple CPU sockets, such as CPU1 and CPU2, and CPU1 compatible address, data, control, buses 122, 132, and 142, as well as its internal address, data, and control bus allow signals to flow in both directions • In other words, these buses not only flow from CPU2 to the host system of CPU1, but also send signals from the host system back to CPU2, the same reason, address (Address), data (Data) and control (Control) The Bus Converter not only converts the signal format of CPU2 into the signal format of CPU1, but also converts the signal of CPU1 into the signal of CPU2-if the signal is sent from CPU1 to CPU2 at this time. In the following example , The three converters (Converter) 120, 130 and 140, the control signal is converted into a signal compatible with CPU2 to execute commands. Looking at this carrier system (Carrier) 105, CPU1 compatible address (A ddress), Data and Control buses 122, 132 and 142, and are connected to the bus decoder 150 (bus decoder) via signal lines 126, 136 and 146 After receiving these signals and decoding them, a decoded signal is output (this paper standard applies to China National Standards (CNS) Α4 specifications (210X297mm) 83. 3.10,00 ° -------- ί- Install ------ order ------ {Silver (please read the precautions on the back before filling in this page) 5. Description of the invention (/ i) A7 B7 Printed by the Employee Consumer Cooperative of the Central Bureau of Economic Development of the Ministry of Economic Affairs

DecodedSignal) 152 -此爲載台105之內部訊號。此解碼 器之功能在於输出控制訊號給CPU切換單元(CPU switch Unit)做控制CPU選擇切換之用。 解碼後的訊號(Decoded Signal) 152输入至CPU切 換單元(CPU switch Unit) 160 · CPU切換單元會產生三 態控制訊號(Tristate Control Signal) 160 ·三態控制線 (Tristate Control Line) 170再输入至以上所述三個轉換 器(Converter) 120,130,140 ·此三態输出控制訊號( Tristate Output Control Signal)可以控制此三個轉換器 的輸出,使其輸出時的被關閉 。 在一有多個CPU插槽(Socket)之主機板系統上-舉 例而言,CPU1以及CPU2· CPU切換單元(CPU Switch Unit) 160尙且輸出一重置輸出(reset out)訊號,經由 重置输出線(Reset out Line)再佝外達接至重置輸出接脚 (Reset Out Pin) 163。此重置输出訊號用於重置整個電腦 系統-包括CPU1,以及CPU2。一般而言,控制重置輸出 訊號之續存器可以爲输入/輸出窄存器控制(I/O Control Register)或者是記憶體。失财之控制綠存器(Memory MAP Control Register) β CPU 選擇訊號(CPU Select Signal) 167 經由 CPU 選 擇線(CPU Select Line)接至 CPU 切換單元(CPU Switch Unit),此訊號用於選擇CPU1或者CPU2。 在收到到CPU選擇訊號以後CPU切換單元將輸出CPU1 啓動/關閉訊號(CPU2 enable/disable signal)以及 CPU2 ΙΊ- 1- : I—- m. 111— 1 I I (請先聞讀背面之注意事項再填寫本頁) 訂 本紙張尺度適用中國國家揉準(CNS ) A4規格(210X297公釐) 經濟部中央揉準局員工消費合作社印製 320705 A7 —______B7_ 五、發明説明(作) 啓動/關閉訊號(CPU2 enable/disable signal) ·前者經由 CPU1 的啓動/關閉線 164 (Enable/Disable Line)輸出至 CPU1,啓動/關閉接腳(CPU1 Enable/Disable Pin) 165。而 後者則經由內部直接連至CPU2啓動/關閉線(CPU2 Enable/ Disable Line) 170 - 內部的 CPU2 啓動/關閉線(CPU2 Enable/Digable Line )170 -亦稱之爲三態輸出控制線(Tristate Output Line) 控制載台(Carrier)上位址轉換器(Address Converter), 資料轉換器(DATA Converter)以及控制匯流排轉換器(DecodedSignal) 152-This is the internal signal of stage 105. The function of this decoder is to output a control signal to the CPU switching unit (CPU switch Unit) for controlling the CPU selection switching. The decoded signal (Decoded Signal) 152 is input to the CPU switching unit (160). The CPU switching unit will generate a Tristate Control Signal (160). The Tristate Control Line (170) will be input to the The above-mentioned three converters (Converter) 120, 130, 140. The tristate output control signal (Tristate Output Control Signal) can control the output of the three converters, so that the output is turned off. On a motherboard system with multiple CPU sockets-For example, CPU1 and CPU2 · CPU Switch Unit (CPU Switch Unit) 160, and output a reset output (reset out) signal, after reset The output line (Reset out Line) is connected to the reset output pin (Reset Out Pin) 163. This reset output signal is used to reset the entire computer system-including CPU1 and CPU2. Generally speaking, the register for controlling the reset output signal can be an I / O Control Register or a memory. Memory MAP Control Register β CPU Select Signal 167 Connect to CPU Switch Unit via CPU Select Line. This signal is used to select CPU1 or CPU2. After receiving the CPU selection signal, the CPU switching unit will output the CPU1 enable / disable signal (CPU2 enable / disable signal) and CPU2 ΙΊ- 1-: I—- m. 111— 1 II (please read the notes on the back first (Fill in this page again) The size of the revised paper is applicable to China National Standard (CNS) A4 (210X297mm). Printed 320705 A7 —______ B7_ by the Consumer Cooperative of the Central Standardization Bureau of the Ministry of Economic Affairs. (CPU2 enable / disable signal) · The former is output to CPU1 via CPU1's enable / disable line 164 (Enable / Disable Line), and the enable / disable pin (CPU1 Enable / Disable Pin) 165. The latter is directly connected internally to the CPU2 Enable / Disable Line 170-Internal CPU2 Enable / Digable Line 170-Also known as Tristate Output Control Line (Tristate Output Control Line) Line) Address Converter, Data Converter and Bus Control Converter on Carrier

Control Bus Converter)140 之输出,也就是說,如果 CPU 選擇訊號(CPU Select Signals)選擇CPU1,則內部之 CPU2 啓動/關閉訊號(CPU2 enable/disable siganls)關閉 CPU2的輸出,且外部的CPU1啓動/關閉訊號(CPU1 enable/disable signal)會啓動CPU1,此單元須保證同時 只能有一個CPU在啓動狀態,其它則爲關閉狀態。 圖4到6表本發明之三種方法。對一個擁有多個CPU 插槽之主機板系統而言,本發明之第一個方法(圖四之400) 爲系統可選擇任一CPU來啓動,也就是說,使用者可選擇 使用任何一個CPU的作業環境。本發的其餘二種方法(圖5 之500及圖6之600),則允許使用者在兩種不同CPU之 間任意切換而毋需重新啓動系統(Reset)。 圖4表在一擁有多個CPU系統上選擇啓動特定CPU之 方法。也就是說,使用者可以選擇何種CPU來啓動(Boot Up)電腦系統。啓動的程序(boot up process)從打開電源 的那一刻開始410系統’首先由預設之CPU (步驟420)啓 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 83. 3.10,000 一 -裝------訂-----/練 (請先閲讀背面之注意事項再填寫本頁) 經濟部中央揉準局員工消費合作社印製 A7 B7 五、發明説明(M* ) 動執行開機自我測試(Power On Selftest),然後跳至啓動 分割區(Boot Partstion)上(430)執行啓動管理程式( Boot Manager Program),然後在螢光幕上顯示一個啓動表 單(Boot Menu)(步除440)讓使用者選擇要啓動那一頼 CPU (步驟450)❶ 在選擇特定之CPU後(步驟460),電腦螢幕上會顯示 正在啓動何種CPU (步驟462或464) ·如果所選擇的爲 CPU1,則系統接著跳到CPU1的啓動分割區(Boot Partition)(步驟470)上啓動CPU1之作業系統,最後進 入CPU1之工作環境內(步驟475)。如果此時所選擇是 CPU2 (460),則電腦會依照以下之程序啓動。 存放於啓動管理分割區(Boot Manage Partition)內 CPU2之BIOS程式碼拷貝至系統啓動開始時執行第一個指令 之記憶體的啓始位址(步驟480)。接著,關閉CPU1,同時 啓動CPU2 (步驟485),然後啓動軟體重置(Soft Reset) 訊號(步膝487)。當系統啓動後,CPU2開始執行存於記憶 體內CPU2之BIOS程式碼,接著進入CPU2之啓動分割區( Boot Partition) (490),然後執行CPU2之程式碼,最後 進入CPU2之工作環境內。(步騄495) 圖五爲當電腦己經啓動後切換至另一個CPU的第一個 方法之流程圖。假設此時系統是在CPU1之工作環境裡(步 騄510)。當電腦接收到切換CPU之指令時(CPU2)-可以 以一常駐程式(resident program)或是駆動程式(Device Driver)來達成切換CPU之指令。(520)則有二個方法來 切換CPU。此二方法詳述如下: 本紙張尺度適用中國國家標準(CNS ) A4規格(2丨0X297公釐) 83. 3.10,000 --------^ -裝------訂-----/寐 (請先閲讀背面之注意事項再填寫本頁) 320705 經濟部中央揉準局員工消費合作社印装 A7 B7 五、發明説明(/ό ) 圖5之第一個方法基本上將系統記憶體分爲兩大部份, 第一份給CPU1使用,而第二部份留給CPU2使用,因此, 當接收到切換CPU之指令後,在關閉目前之CPU前(指 CPU1),將CPU1之系統訊息狀態存放於第一部份之記憶體 內(步驊530)。在毎一次切換CPU前,皆需執行此一步騄。 接著,系統需檢査(check) CPU2之BIOS程式碼是否 已經載入過(若有,則表示CPU2已經被啓動過)(步驟540 ),如果CPU2之BIOS程式碼已經載入過,則CPU切換單 元(CPU switch Unit) 160 會關閉 CPU1,同時啓動 CPU2 (步驟550)接著,在步驟560裡,啓動(Issue)—個插 斷訊號(Interrupt Singal)來執行一插斷服務常式( Interrupt Service. Routine) 回存 CPU2 之狀態(Status )(步驊560)。最後回到CPU2之工作環境裡(working Environment) 〇 假如CPU2之BIOS程式碼並沒有被載入過,則跳至步 驟580到595。步驟580至595與圖5之步驟480到 485相類似。在步驟580裡,存於硬碟裡的CPU2 BIOS程 式碼將拷回CPU2之記憶體內•接著,在步膝585裡,CPU1 被關閉(Disable)同時啓動CPU2(enable)。然後,在步驟 587 裡,CPU 切換單元(CPU Switch Unit) 160 產生 (Issue)—個軟體重置(Soft Reset)來重置整個系統,進 入CPU2之啓動分割區(Boot Partition)(步驟590)裡, 執行啓動程式後,進入CPU2之工作環境裡(步驟595)。 圖六爲第二種切換CPU方法之流程圖。在第二個方法 裡’整個系統使用全部之記憶體,也就是說CPU1以及CPU2 共用同一個主記憶體系統。當其中之一個CPU被關閉時,記 ^ I ^ I Λ— 裝 I I I __ —訂 I —"入線 (請先《請背面之注意事項再填寫本頁) 本紙張尺度適用中國國家榡準(CNS ) Μ規格(2丨〇><297公釐) 83. 3. 10,000 經濟部中央橾準局負工消費合作社印*. s^〇7〇5 A7 B7 五、發明説明(/7 ) 憶體之資料必須再回存回儲存媒體裡(Storage Medium)。-如硬碟,等下一次再被啓動時,則存於硬碟裡的資料必須首 先讀取回來。如果此CPU是第一次被啓動,則相同的BIOS 程式碼須讀回記憶體內,然後,與上一方法相同,依序啓動 整個系統· 圔六與圖五相似,假設此時是由CPU1切換至CPU2( 620),CPU1之狀態回存至硬碟。(步驟630),步願620-630 完全與圖五之步驟520-530相同除了在步驟530裡CPU1 之狀態是儲存於記憶體之第一個部份裡,而在630則是存 於硬碟裡。 在步驟640裡,CPU2之BIOS程式碼將拷貝至系統之 記憶體裡。接著,在步驟650裡,關掉CPU1同時啓動CPU2 。在655裡,系統會檢査CPU2是否被啓動過,或者是第一 次被啓動。如果CPU2事先就被啓用過,則會產生一中斷訊 號來執行一中斷服務常式(Interrupt Service Routine)· 此中斷服務常式將CPU2之狀態從CPU2回存至記憶髖,以 及更新系統之時間·(步驊660),最後進入CPU2之工作環 境裡。 如果此時發現CPU2沒有被啓動過•則CPU切換單元( CPU Switch Unit) 160 會產生一軟體重置(Soft Reset), 重新啓動後,CPU2開始執行存放於記憶體內CPU2之BIOS 程式碼最後進入CPU2之作業環境(Working EnvironmenO (步驟690) 簡而言之,我們導入(Disclose)—轉換器界面( Converter Interface),此轉換器界面能整合新的CPU使其 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 83. 3.10,000 --------i------IT------^ ^ (請先閲讀背面之注意事項再填寫本頁) A7 ___B7 五、發明説明(/牙) 能使用於舊有之CPU電腦系統。舉例而言,圖2之轉換器 界面能夠將PowerPC 603之CPU轉換而使其能夠使 用於486 CPU之主機板上· 對能用於2至多個CPU插槽之主機系統而言,一如四 八六主機板,本發明之轉換器界面允許系統上能同時使用兩 種不_之CPU,因此,我們能在不放棄舊有之硬體、软體上 輕易地將系統昇級至擁有多個CPU。 當一電腦系統利用本發明之轉換器界面裝置(converter Interface Device)昇級至二個CPU,則此二個CPU能分開 且獨立地使用各自之軟髖。 本發明尙且提出在擁有多CPU系統上啓動特定CPU之 方法。此外,我們尙且提出了兩個切換CPU之方法。 . i ·裝------訂------ί k (請先閲讀背面之注$項再填寫本頁) 經濟部中央標準局員工消费合作社印装 本紙張尺度逋用中國國家揉準(CNS ) A4规格(210X297公釐)Control Bus Converter) 140 output, that is, if CPU Select Signals selects CPU1, the internal CPU2 enable / disable signals (CPU2 enable / disable siganls) turn off the output of CPU2, and the external CPU1 starts / disables The shutdown signal (CPU1 enable / disable signal) will start CPU1. This unit must ensure that only one CPU is in the startup state at the same time, and the other is in the shutdown state. Figures 4 to 6 show the three methods of the present invention. For a motherboard system with multiple CPU sockets, the first method (400 in FIG. 4) of the present invention is that the system can select any CPU to start, that is, the user can choose to use any CPU Operating environment. The remaining two methods of this invention (500 in Figure 5 and 600 in Figure 6) allow users to switch between two different CPUs without resetting the system (Reset). Figure 4 shows how to select a specific CPU on a system with multiple CPUs. In other words, the user can choose which CPU to start (Boot Up) the computer system. The booting process (boot up process) starts from the moment the power is turned on. The 410 system 'first starts from the preset CPU (step 420). The paper size is in accordance with the Chinese National Standard (CNS) A4 specification (210X297 mm) 83. 3.10, 000 One-installed ------ order ----- / practice (please read the notes on the back before filling in this page) A7 B7 printed by the Employee Consumer Cooperative of the Central Bureau of Economic Development of the Ministry of Economic Affairs *) Start the Power On Selftest, and then jump to the Boot Parttion (430) to execute the Boot Manager Program, and then display a boot form (Boot Menu) on the screen ) (Step 440) Let the user choose which CPU to start (step 450) ❶ After selecting a specific CPU (step 460), the computer screen will show which CPU is starting (step 462 or 464) · If If CPU1 is selected, the system then jumps to the boot partition of CPU1 (step 470) to start the operating system of CPU1, and finally enters the working environment of CPU1 (step 475). If CPU2 (460) is selected at this time, the computer will start according to the following procedure. The BIOS code of CPU2 stored in the Boot Manage Partition is copied to the starting address of the memory that executes the first command when the system starts (step 480). Next, turn off CPU1 and start CPU2 at the same time (step 485), then start the software reset (Soft Reset) signal (step 487). When the system is started, CPU2 starts to execute the BIOS code stored in CPU2 in memory, then enters Boot Partition (490) of CPU2, then executes the code of CPU2, and finally enters the working environment of CPU2. (Step 495) Figure 5 is a flow chart of the first method to switch to another CPU after the computer has been started. Assume that the system is in the working environment of CPU1 at this time (step 510). When the computer receives the instruction to switch the CPU (CPU2)-a resident program or a device driver can be used to achieve the instruction to switch the CPU. (520) There are two ways to switch the CPU. The two methods are described in detail as follows: This paper scale is applicable to the Chinese National Standard (CNS) A4 specification (2 丨 0X297mm) 83. 3.10,000 -------- ^ -installation ----- order- ---- / Mei (please read the precautions on the back before filling in this page) 320705 Printed A7 B7 by the Consumer Cooperative of the Central Bureau of Economic Development of the Ministry of Economic Affairs V. Invention description (/ ό) The first method in Figure 5 is basically The system memory is divided into two parts, the first part is used by CPU1, and the second part is reserved for CPU2. Therefore, after receiving the instruction to switch the CPU, before shutting down the current CPU (referring to CPU1), Store the system message status of CPU1 in the first part of memory (step 530). This step needs to be performed before switching the CPU every time. Next, the system needs to check whether the BIOS code of CPU2 has been loaded (if there is, it means that CPU2 has been started) (step 540), if the BIOS code of CPU2 has been loaded, the CPU switches the unit (CPU switch Unit) 160 will turn off CPU1 and start CPU2 (step 550). Then, in step 560, start (Issue)-an interrupt signal (Interrupt Singal) to execute a interrupt service routine (Interrupt Service. Routine ) Restore the status of CPU2 (Status) (step 560). Finally, return to the working environment of CPU2. If the BIOS code of CPU2 has not been loaded, skip to steps 580 to 595. Steps 580 to 595 are similar to steps 480 to 485 of FIG. In step 580, the CPU2 BIOS program code stored on the hard disk will be copied back to the memory of CPU2. Then, in step 585, CPU1 is disabled (Disable) and CPU2 is enabled (enable). Then, in step 587, the CPU switch unit (CPU Switch Unit) 160 generates (Issue)-a software reset (Soft Reset) to reset the entire system, and enters the boot partition of CPU2 (Boot Partition) (step 590) After executing the startup program, enter the working environment of CPU2 (step 595). Figure 6 is a flow chart of the second method for switching CPUs. In the second method, the entire system uses all the memory, which means that CPU1 and CPU2 share the same main memory system. When one of the CPUs is turned off, make a note of ^ I ^ I Λ — Pack III __ — Order I — " into the line (please first "please pay attention to the back and then fill in this page") This paper standard is applicable to the Chinese National Standard (CNS ) Μ specifications (2 丨 〇 > 297mm) 83. 3. 10,000 Printed by the Ministry of Economic Affairs, Central Bureau of Preservation and Consumer Cooperatives *. S ^ 〇7〇5 A7 B7 V. Description of Invention (/ 7) Recall The data of the body must be stored back to the storage medium (Storage Medium). -If the hard disk is turned on next time, the data stored in the hard disk must be read back first. If this CPU is started for the first time, the same BIOS code must be read back into the memory, and then, in the same way as the previous method, start the entire system in sequence. 圔 六 is similar to Figure 5, assuming that this time is switched by CPU1 To CPU2 (620), the state of CPU1 is restored to the hard disk. (Step 630), steps 620-630 are exactly the same as steps 520-530 of Figure 5 except that in step 530 the state of CPU1 is stored in the first part of the memory, and in 630 it is stored on the hard drive in. In step 640, the BIOS code of CPU2 will be copied to the system memory. Next, in step 650, CPU1 is turned off while CPU2 is started. In 655, the system checks whether CPU2 has been started, or the first time it is started. If CPU2 is enabled in advance, an interrupt signal will be generated to execute an interrupt service routine (Interrupt Service Routine). This interrupt service routine restores the state of CPU2 from CPU2 to the memory hip, and the time to update the system. (Step 660), and finally enter the working environment of CPU2. If it is found that CPU2 has not been started at this time, the CPU Switch Unit 160 will generate a soft reset. After restarting, CPU2 starts to execute the BIOS code stored in the memory of CPU2 and finally enters CPU2 Working Environment (Working EnvironmenO (Step 690) In short, we import (Disclose)-converter interface (Converter Interface), this converter interface can integrate a new CPU to make this paper standard applicable to China National Standards (CNS) A4 specification (210X297mm) 83. 3.10,000 -------- i ------ IT ------ ^ ^ (please read the precautions on the back before filling this page) A7 ___B7 Fifth, the invention description (/ tooth) can be used in the old CPU computer system. For example, the converter interface of FIG. 2 can convert the PowerPC 603 CPU to make it usable on the 486 CPU motherboard. For a host system with 2 or more CPU sockets, just like the 486 motherboard, the converter interface of the present invention allows two different CPUs to be used on the system at the same time, so we can Some hardware and software can easily upgrade the system It has multiple CPUs. When a computer system is upgraded to two CPUs using the converter interface device of the present invention, the two CPUs can use their respective soft hips separately and independently. Propose a method for starting a specific CPU on a system with multiple CPUs. In addition, we have proposed two methods for switching CPUs. I · Install ------ Order ------ ί k (please read first Note $ on the back and then fill in this page) The printed paper size of the Employees ’Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economic Affairs uses the Chinese National Standard (CNS) A4 specification (210X297mm)

Claims (1)

六' 申請專利範圍 *——- ~η (Λ -7 1 寳請 贺中—ί消費合作社印製 1.一種將不相容之CPU2轉換成可與現存之CPU1相容的轉 換器界面裝置(Converter Interface Device),其中包含: 一個位址轉換器(Address Converter),用以接收來自 該CPU2之位址訊號,將其轉換成與該CPU1相容之位址 訊號; 一個資料轉換器(Data Converter),用以接收來自該 CPU2之資料訊號,將其轉換成與該CPU1相容之資料訊 號; 一個控制匯流排轉換器(Control Bus Converter),用以 接收來自該CPU2之控制匯流排訊號,將其轉換成與該 CPU1相容之控制訊號;此外,該位址、資料以及控制匯 流排轉換器也各自地將CPU1之位址,資料、控制匯流排 訊號轉換成與該CPU2相容的位址,資料、控制匯流排訊 號,以輸入至CPU2 ; 一個匯流排解碼器(Bus Decoder),用以接該轉換過之 位址、資料、控制匯流排訊號,產生一解碼過的訊號; 以及 一個CPU切換單元(CPU Switch Unit)用以接收該解 碼過的訊號,以及外來之CPU選擇訊號(CPU Select Signal) 輸出一三態輸出控制訊號(Tristate Output Control Signal) 至該位址轉換器、資料轉換器、控制匯流排轉換器。 -it.------IT------Λ (請先閲讀背面之注意事項再填寫本頁) -20- 本紙張尺度適用中國國家標準(CNS ) A4現格 1. ZiUXiV/^* 申請專利範圍 A8 B8 C8 D8 經濟部中央標準局員工消費合作社印製 ..如^利申請範圍第1項之轉換器界面裝置,其中該切換單 凡兩,且輸出—CPU啟動/關閉訊號(CPU enable/disable 給多個cpu内之任一 cpu,其中一個cpu啟動/關目才一特定之CPU ’而另一個CPU啟動/關閉訊號 則關閉剩下之CPU。 請範圍第1項之轉換器界面裝置,其中該CPU 刀^單元尚且在該擁有多個CPU之電腦系統中輸出cpu 刀換控制訊號(CPU Switch Control Signal),其中該電腦系 二經由CPU選擇訊號(CPU Selcet Signal);換到特定i ’該CPU切換訊號至少要有CPU1啟動/關閉訊號, U2啟動/關閉訊號以及一重置輸出訊號(Reset 〇咁 Signal) 〇 4-—種在擁有多種CPU,並共用同一主機板資源之電腦系 统上啟動某一特定CPU之方法,包含了以下幾個步驟: 將該電腦系統用預設的CPUI_啟動; 在啟動預設CPUj—之後’讀取啟動分割區(Boot Partition),該啟動分割區内包含了所有CPU的BIOS程式 碼’以及一啟動管理程式(Boot Manager Program);在多個CPU裡選擇一 CPU啟動,然後進入該CPU 之工作環境内。 5.如專利申請範圍第4項啟動之方法,其中讀取之步驟尚 且包含了讀取儲存在電腦系統記憶體中之該預設CPU1之 BIOS程式碼。 -21 - 良紙張尺度適用中國國家標準(CMS ) A4規格(210X297公釐) HI n^— ^fn ^im In— fm 1^1^1 · n ml mu a^·^— 1T (請先閔讀背面之注意事項再填寫本頁) 六、申請專利範圍 Α8 Β8 C8 D8 經濟部_央標準局員工消費合作社印製 項啟動之方法’其中讀取之步驟尚 epr〇m 二:啟ί之方法’其中讀取之步驟尚 之BIOsUJ存電腦&quot;統續中之該預設CPU1 了申項啟動之方法,其中讀取之步驟尚 啟動儲存在電腦糸統硬碟中之該預設cpui之 第4項啟動之方法’尚且包含了在讀取 有兩&lt;3。間’在螢幕上顯示啟動選擇表單中列出所 請範圍第4項啟動之方法,其中該選擇之步驟 ^擇了預設之CPU1,在該選擇步驟之後尚且包含讀 CPU1 ’在該選擇步驟之後尚且包含了讀取cpm啟動 割區之步驟,該CPU1啟動分割區儲存於電腦系統之中。 利申請範圍第4項啟動之方法,其中該選擇之步驟 ΐ«•擇了 CPU2,則尚且包含了以工幾個步驟: 拷貝儲存於CPU2啟動分割區内之CPU2 bi〇S程Λ-碼至電腦系統記憶體中之啟動起始位址; 工 同時關閉CPU1,啟動CPU2 ; 在CPU2啟動後重置該電腦系統; -22- 良紙乐尺度適用中國國家標準(CNS ) Α4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) 裝· 打 V ml 經 t · 央 標 準 % 員 工 消 費 合 作 社 印 裝 六、申請專利範圍 A8 B8 C8 D8 在系統重置後,讀取CPU2啟動分割區,然後執行存 於CPU2啟動分割區内之指令,最後進入該CPU2之工你 環境内。 12_—種從CPU1電腦環境切換至CPU2環境,並共用同一 年機板資源之方法,包含: 將電腦系統記憶體的第一部份分給CPU1,第二部伶 給 CPU2 ; 77 將CPUJ_之狀態儲存於記憶體之第一部份; 同時關閉CPU1,啟動CPU2 ; 江將電腦系統切換到CPU2,然後進入CPU2之工作環 境裡。 13. 如專利申請範圍第12項切換之#法,如果CPU2之BIOS 程式碼沒有載入過,則尚且包含了在儲存的步驟之後, 將CPU2之BIOS程式碼拷貝至電腦系統記憶體之第二 部份’其中該切換之步驟讀取該記憶體之第二部份。 14. 如專利申請範圍第12項切換之方法,其中,如果cpu2 之BIOS程式碼已經被載入過,則該切換步 二部份回存至之前CPU2^環境的狀態。肩竭'第 圍第12項切換之方法,其中如果CPU2之 ’則該切換之步驟產生一插斷 縣記紐帛二雜贿至之敗Six 'Scope of Patent Application * ——- ~ η (Λ -7 1 Printed by Baohe Hezhong—L Consumer Cooperative 1. A converter interface device that converts incompatible CPU2 into compatible with existing CPU1 ( Converter Interface Device), including: an address converter (Address Converter), used to receive the address signal from the CPU2, convert it into an address signal compatible with the CPU1; a data converter (Data Converter ) To receive the data signal from the CPU2 and convert it into a data signal compatible with the CPU1; a Control Bus Converter to receive the control bus signal from the CPU2 It is converted into a control signal compatible with the CPU1; in addition, the address, data, and control bus converters also individually convert the address, data, and control bus signals of the CPU1 into an address compatible with the CPU2 , Data, control bus signal, input to CPU2; a bus decoder (Bus Decoder), used to connect the converted address, data, control bus signal, to generate a decoded signal And a CPU switch unit (CPU Switch Unit) to receive the decoded signal, and the external CPU select signal (CPU Select Signal) to output a tristate output control signal (Tristate Output Control Signal) to the address converter, Data converter, control bus converter. -It .------ IT ------ Λ (Please read the precautions on the back before filling this page) -20- This paper standard is applicable to Chinese national standards (CNS) A4 is present 1. ZiUXiV / ^ * Patent scope A8 B8 C8 D8 Printed by the Employee Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economic Affairs .. ^ Converter interface device of item 1 of the application scope, where the switch is simple Two, and output-CPU enable / disable signal (CPU enable / disable to any CPU in multiple CPUs, one of the CPU enable / disable target is a specific CPU 'and the other CPU enable / disable signal turns off the rest CPU. Please refer to item 1 of the converter interface device, in which the CPU tool unit still outputs CPU switch control signal (CPU Switch Control Signal) in the computer system with multiple CPUs. CPU select signal ( CPU Selcet Signal); to switch to a specific i ', the CPU switching signal must have at least CPU1 start / shutdown signal, U2 start / shutdown signal and a reset output signal (Reset 〇 咁 Signal) 〇4--have multiple CPUs, The method of starting a specific CPU on a computer system that shares the same motherboard resources includes the following steps: starting the computer system with the default CPUI_; after starting the default CPUj—reading the startup partition (Boot Partition), the boot partition contains the BIOS codes of all CPUs and a boot manager program; select a CPU to boot among multiple CPUs, and then enter the working environment of the CPU. 5. The method as initiated in item 4 of the patent application scope, wherein the reading step further includes reading the BIOS code of the default CPU1 stored in the memory of the computer system. -21-Good paper size applies Chinese national standard (CMS) A4 specification (210X297mm) HI n ^ — ^ fn ^ im In— fm 1 ^ 1 ^ 1 · n ml mu a ^ · ^ — 1T (Please Min first Read the precautions on the back and then fill out this page) VI. Scope of Patent Application Α8 Β8 C8 D8 Ministry of Economic Affairs _ Central Standards Bureau Employee Consumer Cooperative Printed Item Start Method 'where the reading step is still epr〇m 2: the method of starting 'The step of reading is still in the BIOsUJ save computer' "The default CPU1 in the continuation has a method of starting the application, and the step of reading still starts the fourth of the default cpui stored in the computer hard drive The method of item start-up also includes two <3 when reading. 'On the screen, the method of starting the fourth item of the requested range is listed in the startup selection form on the screen, where the selection step ^ selects the default CPU1, and after this selection step, it also includes reading CPU1'. After the selection step It also includes the step of reading the cpm startup partition. The CPU1 startup partition is stored in the computer system. The method of starting the application in item 4 of the application scope, in which the selected step l «• chooses CPU2, it also includes several steps of work: Copy the CPU2 bi〇S program Λ-code stored in the CPU2 startup partition area to Start address in the computer system memory; At the same time, shut down CPU1, start CPU2; Reset the computer system after CPU2 starts; -22- Liangzhile standard applies to China National Standard (CNS) Α4 specification (210 X 297 Mm) (Please read the precautions on the back before filling in this page) Install · Type V ml Jing t · Central Standard% Printed by the Staff Consumer Cooperative 6. Scope of Patent Application A8 B8 C8 D8 After system reset, read CPU2 Start the partition, then execute the instructions stored in the CPU2 start partition, and finally enter the working environment of the CPU2. 12_—A method to switch from CPU1 computer environment to CPU2 environment and share the same board resources in the same year, including: The first part of the computer system memory is allocated to CPU1, the second part is to CPU2; 77 CPUJ_ The state is stored in the first part of the memory; at the same time shut down CPU1, start CPU2; Jiang switches the computer system to CPU2, and then enters the working environment of CPU2. 13. If the method # 12 of the patent application scope switch, if the BIOS code of the CPU2 has not been loaded, it still includes the step of copying the BIOS code of the CPU2 to the second memory of the computer system after the storing step Part 'where the switching step reads the second part of the memory. 14. For example, the method of switching according to item 12 of the patent application scope, in which, if the BIOS code of cpu2 has already been loaded, the second part of the switching step is restored to the previous state of the CPU2 ^ environment. The method of switching to the 12th item in the 'Waiji', where if the CPU2's then the switching step produces an interruption n·— i^mn .*n^i an— ^Kn 逢 ,νβ (請先閎讀背面之注意事項再填寫本頁)n · — i ^ mn. * n ^ i an— ^ Kn Every time, νβ (please read the precautions on the back before filling this page) 中請專利範圍 Μ. —種從cpui電腦環境切換至CPU2環境,並丘 主機板資源之方法,包含: 、用问— 儲存該CPU1之狀態至電腦系統的硬碟上; 將該CPU2之狀態以及BIOS程式碼拷貝5 么 統之記憶體上; 1¾¾不 同時關閉CPU1 ’啟動CPU2以及切換該電腦李絲$ CPU2,然後進入CPU2之工作環境内。 、'’ 17.如專利申請範圍第16項切換之方法,其中如果cpu2 之BIOS程式碼沒有被載入過,則切換之步驟產生一軟體 重置(Soft Reset) ’並產生一插斷(interrUpt)訊號用以更 新系統之時間,以及回存該CPU2之狀態至系統記憶體 U 〇 -裝— I訂 {請先閲讀背面之注意事項再填寫本頁) 經濟部中央標準局負工消費合作社印裝 -24- 本紙珉尺度適用中國國家標隼(CNS ) A4g ( 2ΐ〇^297^ϋThe scope of the patent application Μ. — A method to switch from the cpui computer environment to the CPU2 environment, and to consolidate the motherboard resources, including: 、 用 问 —save the state of the CPU1 to the hard disk of the computer system; the state of the CPU2 and Copy the BIOS code to the memory of 5 systems; 1¾¾ At the same time, turn off CPU1 'start CPU2 and switch the computer to Li Si $ CPU2, and then enter the working environment of CPU2. ”17. For example, the method of switching according to item 16 of the patent application scope, in which if the BIOS code of cpu2 has not been loaded, the switching step generates a software reset (Soft Reset) and generates an interrupt (interrUpt ) The signal is used to update the time of the system, and restore the state of the CPU2 to the system memory U 〇-installed-I order (please read the precautions on the back before filling this page) Printed by the Cooperative Consumer Cooperative of the Central Standards Bureau of the Ministry of Economic Affairs装 -24- This paper Min standard is applicable to China National Standard Falcon (CNS) A4g (2Ι〇 ^ 297 ^ ϋ
TW84103644A 1995-04-11 1995-04-11 Device and method of using incompatible CPU's in computer system TW320705B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW84103644A TW320705B (en) 1995-04-11 1995-04-11 Device and method of using incompatible CPU's in computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW84103644A TW320705B (en) 1995-04-11 1995-04-11 Device and method of using incompatible CPU's in computer system

Publications (1)

Publication Number Publication Date
TW320705B true TW320705B (en) 1997-11-21

Family

ID=51567039

Family Applications (1)

Application Number Title Priority Date Filing Date
TW84103644A TW320705B (en) 1995-04-11 1995-04-11 Device and method of using incompatible CPU's in computer system

Country Status (1)

Country Link
TW (1) TW320705B (en)

Similar Documents

Publication Publication Date Title
US7237102B2 (en) Methods and apparatus for configuring hardware resources in a pre-boot environment without requiring a system reset
TW514828B (en) Automatic generation of ACPI source language for peripheral resource configuration
JP3454492B2 (en) Window-based multi-user computer system and method
US5675772A (en) Device and method for reconfiguring a computer system with an incompatible CPU
TW571241B (en) Use of other processors during BIOS boot sequence to minimize boot time
US6170048B1 (en) PC circuits, systems and methods
US20040034765A1 (en) Method and apparatus for booting a computer system
US20020095609A1 (en) Multiprocessor apparatus
TW445416B (en) Upgrade card for a computer system and method of operating the same
US6553432B1 (en) Method and system for selecting IDE devices
EP0464988A2 (en) Personal Computer system
KR20060126372A (en) System for executing code during operating system initialization
CN100583041C (en) Device and method for configuring software in computer system
EP0797800A1 (en) System for providing bios to host computer
JP2007206885A (en) Computer system and system starting method
US6115813A (en) Selectively enabling advanced configuration and power interface BIOS support
KR20070082766A (en) Computer system having serial and parallel interfaces
EP1037133A1 (en) Method and apparatus for alternation between instances of operating systems in computer systems
JPH0232659B2 (en)
KR20130068630A (en) Method for initializing embedded device and apparatus thereof
CN113127263B (en) Kernel crash recovery method, device, equipment and storage medium
TW320705B (en) Device and method of using incompatible CPU&#39;s in computer system
US6105101A (en) 16 bit bios interrupt calls under 32 bit protected mode application
JP2000242473A (en) Computer
JPH1139143A (en) Arithmetic unit, control method therefor, storage medium storing control program of the unit, electronic circuit device utilizing arithmetic unit, control method therefor and storage medium storing control program of the device