TW274128B - Highly pipelined bus architecture - Google Patents

Highly pipelined bus architecture

Info

Publication number
TW274128B
TW274128B TW84102619A TW84102619A TW274128B TW 274128 B TW274128 B TW 274128B TW 84102619 A TW84102619 A TW 84102619A TW 84102619 A TW84102619 A TW 84102619A TW 274128 B TW274128 B TW 274128B
Authority
TW
Taiwan
Prior art keywords
transactions
bus
deferred
computer system
bus architecture
Prior art date
Application number
TW84102619A
Other languages
Chinese (zh)
Inventor
V Sarangdhar Nitin
Singh Gurbir
Lai Konrad
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of TW274128B publication Critical patent/TW274128B/en

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)

Abstract

A computer system incorporating a pipelined bus that maintains data coherency, supports long latency transactions and provides processor order is described. The computer system includes bus agents having in-order-queues that track multiple outstanding transactions across a system bus and that perform snoops in response to transaction requests providing snoop results and modified data within one transaction. Additionally, the system supports long latency transactions by providing deferred identifiers during transaction requests that are used to restart deferred transactions.
TW84102619A 1995-02-21 1995-03-18 Highly pipelined bus architecture TW274128B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US39096995A 1995-02-21 1995-02-21

Publications (1)

Publication Number Publication Date
TW274128B true TW274128B (en) 1996-04-11

Family

ID=51397203

Family Applications (1)

Application Number Title Priority Date Filing Date
TW84102619A TW274128B (en) 1995-02-21 1995-03-18 Highly pipelined bus architecture

Country Status (1)

Country Link
TW (1) TW274128B (en)

Similar Documents

Publication Publication Date Title
WO1995024678A3 (en) Highly pipelined bus architecture
Archibald A cache coherence approach for large multiprocessor systems
US5490279A (en) Method and apparatus for operating a single CPU computer system as a multiprocessor system
PL348859A1 (en) Non-uniform memory access (numa) data processing system that speculatively forwards a read request to a remote processing node
EP0301354A3 (en) Cache consistency protocol for multiprocessor system
CA2026224A1 (en) Apparatus for maintaining consistency in a multiprocess computer system using virtual caching
CA2062910A1 (en) Optimum write-back strategy for directory-based cache coherence protocols
GB9500334D0 (en) Computer system that maintains system wide cache coherency during deferred communication transactions
EP0817072A3 (en) A multiprocessing system configured to store coherency state within multiple subnodes of a processing node
EP0348628A3 (en) Cache storage system
DE60008088D1 (en) Multiprocessor system test circuit
CA2291401A1 (en) Non-uniform memory access (numa) data processing system having shared intervention support
IT8920648A0 (en) CONTROL OF PIPELINE OPERATION IN A MICROCOMPUTATION SYSTEM USING DYNAMIC BUS SIZING WITH AN 80386 COMPUTER AND AN 82385 CACHE CONTROL UNIT.
WO1996011430A3 (en) Coherency and synchronization mechanism for I/O channel controllers in a data processing system
MY124353A (en) Non-uniform memory access [numa] data processing system that speculatively issues requests on a node interconnect
TW360823B (en) Data processor and graphic processor
GB2335769A (en) Method and apparatus for performing TLB shootdown operations in a multiprocessor system
AU2001281273A1 (en) Method and apparatus for pipelining ordered input/output transactions in a cache coherent, multi-processor system
ATE433156T1 (en) MECHANISM FOR REORDERING TRANSACTIONS IN COMPUTER SYSTEMS USING SNOOP-BASED CACHE COHERENCE PROTOCOLS
JPS643755A (en) Cache memory control system
DE69903630T2 (en) MORE PROCESSOR SYSTEM BRIDGE
GB2357867A (en) Out-of-order snooping for multiprocessor computer systems
CA2279138A1 (en) Non-uniform memory access (numa) data processing system that decreases latency by expediting rerun requests
TW274128B (en) Highly pipelined bus architecture
DE3277424D1 (en) Coupler for processors

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent