TW252258B - Two dimensional discrete cosine transform/inverse discrete cosine transform circuit - Google Patents

Two dimensional discrete cosine transform/inverse discrete cosine transform circuit

Info

Publication number
TW252258B
TW252258B TW84102605A TW84102605A TW252258B TW 252258 B TW252258 B TW 252258B TW 84102605 A TW84102605 A TW 84102605A TW 84102605 A TW84102605 A TW 84102605A TW 252258 B TW252258 B TW 252258B
Authority
TW
Taiwan
Prior art keywords
discrete cosine
cosine transform
dimensional data
dct
dimensional
Prior art date
Application number
TW84102605A
Other languages
Chinese (zh)
Inventor
Bor-Chuan Hwang
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW84102605A priority Critical patent/TW252258B/en
Priority to GB9510260A priority patent/GB2301203B/en
Priority to DE19520962A priority patent/DE19520962C1/en
Application granted granted Critical
Publication of TW252258B publication Critical patent/TW252258B/en

Links

Abstract

A real-time two dimensional discrete cosine transform/inverse discrete cosine transform circuit includes: - a rate dual ports buffer for writing a set of NxN word data block with the first speed, after adjusting the data block, then outputting the first one dimensional data with the second speed; - a selector with two input ports among which one port is coupled to the rate dual ports buffer for supplying the first one dimensional data flow in the fist time period, and supplying the second one dimensional data flow from another input port in the second time period; - a one dimensional DCT/IDCT operator coupled to the selector for operating the one dimensional data supplied from the selector; - a row-column transpose buffer coupled to the DCT/IDCT operator for transposing the first one dimensional data after the DCT/IDCT operation and forming the second one dimensional data to the selector; - a inverse rate dual ports buffer coupled to the DCT/IDCT operator for outputting the second one dimensional data after the DCT/IDCT operator with the first speed.
TW84102605A 1995-03-18 1995-03-18 Two dimensional discrete cosine transform/inverse discrete cosine transform circuit TW252258B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
TW84102605A TW252258B (en) 1995-03-18 1995-03-18 Two dimensional discrete cosine transform/inverse discrete cosine transform circuit
GB9510260A GB2301203B (en) 1995-03-18 1995-05-22 Real time two dimensional discrete cosine transform/inverse discrete cosine transform circuit
DE19520962A DE19520962C1 (en) 1995-03-18 1995-06-08 Two-dimensional discrete real-time cosine transformation circuit or cosine reverse transformation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW84102605A TW252258B (en) 1995-03-18 1995-03-18 Two dimensional discrete cosine transform/inverse discrete cosine transform circuit

Publications (1)

Publication Number Publication Date
TW252258B true TW252258B (en) 1995-07-21

Family

ID=51401449

Family Applications (1)

Application Number Title Priority Date Filing Date
TW84102605A TW252258B (en) 1995-03-18 1995-03-18 Two dimensional discrete cosine transform/inverse discrete cosine transform circuit

Country Status (1)

Country Link
TW (1) TW252258B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL1001663C2 (en) * 1995-04-15 1997-05-21 United Microelectronics Corp Device for two-dimensional discrete cosine transformation.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL1001663C2 (en) * 1995-04-15 1997-05-21 United Microelectronics Corp Device for two-dimensional discrete cosine transformation.
FR2741977A1 (en) * 1995-04-15 1997-06-06 United Microelectronics Corp APPARATUS FOR TRANSFORMING A TWO-DIMENSIONAL DISCRETE COSINUS

Similar Documents

Publication Publication Date Title
WO2000000900A3 (en) Method and apparatus for providing modular i/o expansion of computing devices
TW325536B (en) Method and apparatus for accessing a register in a data processing system
AU2002238325A1 (en) Data processing apparatus and system and method for controlling memory access
ATE116456T1 (en) SCALABLE PARALLEL VECTOR COMPUTER SYSTEM.
WO1999048025A3 (en) Data processing device and method of computing the cosine transform of a matrix
CA2199571A1 (en) Creating multi-port ram with tdm
SG112838A1 (en) Method, system, and program for initializing a storage device comprising multiple storage units thorough a storage controller
HK1053384A1 (en) Data processing apparatus and data input/output method
MXPA03010424A (en) Apparatus and method for encoding and computing a discrete cosine transform using a butterfly processor.
WO2002093750A3 (en) Apparatus and method for decoding and computing an inverse discrete cosine transform using a butterfly processor
EP1111804A3 (en) Fast hadamard transform device for CDMA communication systems
CA2277803A1 (en) Method and apparatus for fft computation
TW289192B (en) Pipelined multiplexing for a multiport memory
TW252258B (en) Two dimensional discrete cosine transform/inverse discrete cosine transform circuit
NL1000506C2 (en) Real=time two=dimensional discrete cosine transform circuit
GB2281173A (en) Method and device for configuration of a time-space-time cross-connection at occassions when the need of cross-connexion changes and use thereof
Han et al. Multiplier-less based parallel-pipelined FFT architectures for wireless communication applications
TW450385U (en) Keyboard of electronic device
CA2160477A1 (en) Media pipeline with multichannel video processing and playback
KR920015738A (en) Addition circuit
TW358914B (en) Computer interface apparatus
KR970013780A (en) Complex decoding device of multi-channel audio decoder
WO2002048901A3 (en) Method and circuit arrangement for carrying out a fast fourier transformation and the use thereof
JPS6446145A (en) Cache memory control system
KR100303320B1 (en) Fourier Converter

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent