TW245810B - Buried contact structure and fabricating method - Google Patents

Buried contact structure and fabricating method

Info

Publication number
TW245810B
TW245810B TW83108579A TW83108579A TW245810B TW 245810 B TW245810 B TW 245810B TW 83108579 A TW83108579 A TW 83108579A TW 83108579 A TW83108579 A TW 83108579A TW 245810 B TW245810 B TW 245810B
Authority
TW
Taiwan
Prior art keywords
oxide
forming
opening
buried contact
interconnecting wire
Prior art date
Application number
TW83108579A
Other languages
Chinese (zh)
Inventor
Chuen-Tsair Jang
Ming-Tzong Liou
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW83108579A priority Critical patent/TW245810B/en
Application granted granted Critical
Publication of TW245810B publication Critical patent/TW245810B/en

Links

Abstract

A fabricating method of buried contact structure, which is applicable to the first-type Si substrate with active region defined by field oxide, includes the following steps: 1. forming one gate oxide on the first-type Si substrate; 2. forming one polysilicon layer on the gate oxide and field oxide; 3. defining the polysilicon layer into one gate electrode on the destined position of gate oxide and one interconnecting wire on the field oxide by etching procedure, and forming one opening between the gate electrode and the interconnecting wire; 4. forming one oxide on the gate electrode, the interconnecting wire and the opening; 5. implanting the second-type dopant into the Si substrate through the opening, forming lightly doped source/drain area in the Si substrate under the opening; 6. forming one first spacer on the oxide layer of interconnecting wire side and one second spacer on the oxide layer of gate electrode side; 7. removing the first spacer and its contacting oxide, defining one buried contact area and exposing the interconnecting wire side; 8. With the second spacer as mask, through the opening implanting the second-type dopant to form heavily doped source/drain area in the Si substrate, which is located between the lightly doped source/drain and the field oxide; 9. forming one metal silicide layer between the interconnecting wire side and the buried contact area, finishing the fabricating method of the buried contact structure.
TW83108579A 1994-09-16 1994-09-16 Buried contact structure and fabricating method TW245810B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW83108579A TW245810B (en) 1994-09-16 1994-09-16 Buried contact structure and fabricating method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW83108579A TW245810B (en) 1994-09-16 1994-09-16 Buried contact structure and fabricating method

Publications (1)

Publication Number Publication Date
TW245810B true TW245810B (en) 1995-04-21

Family

ID=51401098

Family Applications (1)

Application Number Title Priority Date Filing Date
TW83108579A TW245810B (en) 1994-09-16 1994-09-16 Buried contact structure and fabricating method

Country Status (1)

Country Link
TW (1) TW245810B (en)

Similar Documents

Publication Publication Date Title
KR940006702B1 (en) Manufacturing method of mosfet
US5635749A (en) High performance field effect transistor with lai region
TW346652B (en) Semiconductor production process
TW332924B (en) Semiconductor
US5401994A (en) Semiconductor device with a non-uniformly doped channel
EP1280191A3 (en) A method to form elevated source/drain regions using polysilicon spacers
US5698461A (en) Method for fabricating lightly doped drain metal oxide semiconductor field effect transistor
US5700700A (en) Transistor in a semiconductor device and method of making the same
TW328650B (en) The MOS device and its manufacturing method
TW245810B (en) Buried contact structure and fabricating method
JP3494758B2 (en) Method of manufacturing buried transistor
US6235566B1 (en) Two-step silicidation process for fabricating a semiconductor device
US6936517B2 (en) Method for fabricating transistor of semiconductor device
KR940002781B1 (en) Manufacturing method for semiconductor device with curved double gate
TW273632B (en) Fabricating method for transistor device
KR0157872B1 (en) Mosfet and their manufacturing method
TW281788B (en) Fabrication method of forming self-aligned salicide
KR100347134B1 (en) Method for manufacturing semiconductor device
KR970004483B1 (en) Method for manufacture of mos transistor
TW266310B (en) Process for transistor device with short channel
KR19980039621A (en) MOS transistor and manufacturing method thereof
TW279259B (en) Making method of electrostatic discharge device
TW276359B (en) MOS transistor structure and fabricating method therefor
TW245814B (en) Process for CMOS transistor with high voltage metal gate
TW344898B (en) Process for producing semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees