TW226050B - A method for elevating multilevel instructions of a compiler - Google Patents

A method for elevating multilevel instructions of a compiler

Info

Publication number
TW226050B
TW226050B TW82103660A TW82103660A TW226050B TW 226050 B TW226050 B TW 226050B TW 82103660 A TW82103660 A TW 82103660A TW 82103660 A TW82103660 A TW 82103660A TW 226050 B TW226050 B TW 226050B
Authority
TW
Taiwan
Prior art keywords
instructions
registers
compiler
instruction
ordinary
Prior art date
Application number
TW82103660A
Other languages
Chinese (zh)
Inventor
Fei-Pyi Lay
Original Assignee
Nat Science Committee
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nat Science Committee filed Critical Nat Science Committee
Priority to TW82103660A priority Critical patent/TW226050B/en
Application granted granted Critical
Publication of TW226050B publication Critical patent/TW226050B/en

Links

Landscapes

  • Devices For Executing Special Programs (AREA)

Abstract

A method for elevating multilevel instructions of a compiler whichcomprises the following steps: provides multiple ordinary registers to be used as the registers forthe storage of ordinary instructions; elevates at least one of the instructions to the front of a branchinstruction and speculatively executes the instruction; provides multiple specials register corresponding to the multipleordinary registers to be used as the registers for the storage andretrieval of the speculative execution instructions; at in situ of the instructions to be elevated, changes the address of atleast one ordinary register corresponding to the instruction to beelevated to the address of a corresponding special register; and executes the program/instruction by the compiler to complete compilationwith least hardware in use.
TW82103660A 1993-05-11 1993-05-11 A method for elevating multilevel instructions of a compiler TW226050B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW82103660A TW226050B (en) 1993-05-11 1993-05-11 A method for elevating multilevel instructions of a compiler

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW82103660A TW226050B (en) 1993-05-11 1993-05-11 A method for elevating multilevel instructions of a compiler

Publications (1)

Publication Number Publication Date
TW226050B true TW226050B (en) 1994-07-01

Family

ID=51348345

Family Applications (1)

Application Number Title Priority Date Filing Date
TW82103660A TW226050B (en) 1993-05-11 1993-05-11 A method for elevating multilevel instructions of a compiler

Country Status (1)

Country Link
TW (1) TW226050B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5774685A (en) * 1995-04-21 1998-06-30 International Business Machines Corporation Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5774685A (en) * 1995-04-21 1998-06-30 International Business Machines Corporation Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Similar Documents

Publication Publication Date Title
WO2004006060A3 (en) Statically speculative compilation and execution
US7831961B1 (en) Cooperative preemption mechanism for garbage-collected multi-threaded computation
GB2441665A (en) Primitives to enhance thread-level speculation
HK1051247A1 (en) Multithreaded processor and a method for operatingthe processor
GB2270781B (en) Improved cache system for reducing memory latency times
TW356540B (en) Method for operating a computer program on a computer readable media for execution by a vector processor and by a dual multiprocessor including a vector processor and a RISC processor
GB1130270A (en) Data processing apparatus
DE3650232D1 (en) Computer control with branching in a single cycle.
TW239199B (en) Exception handling circuit and method
MY114607A (en) Improvements for a microprocessor with pipeline synchronization
TW197505B (en)
NO983266L (en) Distributed Treatment
SG47981A1 (en) Pipeline process of instructions in a computer system
US5574872A (en) Method and apparatus for controlling the saving of pipelines in pipelined processors during trap handling
ATE459917T1 (en) REDUCING MEMORY REFERENCE OVERHEAD ASSOCIATED WITH PRIVATE VARIABLES IN PARALLEL PROGRAMS
TW200632668A (en) System and method for a memory with combined line and word access
ATE263393T1 (en) MICROPROCESSOR WITH REDUCED CONTEXT SWITCHING EFFORT AND METHOD
JP2014182830A (en) Dynamic rename based register reconfiguration of vector register file
EP0317473A3 (en) Microcode branch based upon operand length and alignment
TW226050B (en) A method for elevating multilevel instructions of a compiler
JPS6417126A (en) Register renaming apparatus
JPS5759253A (en) Branch instruction prefetch system
US7085915B1 (en) Programmable prefetching of instructions for a processor executing a non-procedural program
TW355770B (en) Program execution method and device using the same
IT1270918B (en) FIXING SYSTEM FOR A DECORATIVE PANEL TO THE DISHWASHER DOOR

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent