TW213998B - - Google Patents

Download PDF

Info

Publication number
TW213998B
TW213998B TW80109901A TW80109901A TW213998B TW 213998 B TW213998 B TW 213998B TW 80109901 A TW80109901 A TW 80109901A TW 80109901 A TW80109901 A TW 80109901A TW 213998 B TW213998 B TW 213998B
Authority
TW
Taiwan
Prior art keywords
instruction
instructions
group
time
order
Prior art date
Application number
TW80109901A
Other languages
English (en)
Chinese (zh)
Original Assignee
Supercomp Systems Ltd Partnership
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Supercomp Systems Ltd Partnership filed Critical Supercomp Systems Ltd Partnership
Application granted granted Critical
Publication of TW213998B publication Critical patent/TW213998B/zh

Links

Landscapes

  • Devices For Executing Special Programs (AREA)
TW80109901A 1990-08-23 1991-12-18 TW213998B (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US57150090A 1990-08-23 1990-08-23

Publications (1)

Publication Number Publication Date
TW213998B true TW213998B (enExample) 1993-10-01

Family

ID=51357159

Family Applications (2)

Application Number Title Priority Date Filing Date
TW82104744A TW237529B (enExample) 1990-08-23 1991-12-18
TW80109901A TW213998B (enExample) 1990-08-23 1991-12-18

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW82104744A TW237529B (enExample) 1990-08-23 1991-12-18

Country Status (1)

Country Link
TW (2) TW237529B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI483182B (zh) * 2011-11-07 2015-05-01 Nvidia Corp 一種用於減少一電腦程式中所包括的組合語言指令之數目的方法與系統

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI483182B (zh) * 2011-11-07 2015-05-01 Nvidia Corp 一種用於減少一電腦程式中所包括的組合語言指令之數目的方法與系統

Also Published As

Publication number Publication date
TW237529B (enExample) 1995-01-01

Similar Documents

Publication Publication Date Title
US8464271B2 (en) Runtime dependence-aware scheduling using assist thread
US5202975A (en) Method for optimizing instruction scheduling for a processor having multiple functional resources
TW565778B (en) A general and efficient method for transforming predicated execution to static speculation
US8793692B2 (en) Language for task-based parallel programming
US9262161B2 (en) Tracking multiple conditions in a general purpose register and instruction therefor
US9753727B2 (en) Partial vectorization compilation system
TWI451340B (zh) 使用交易以平行化循序框架之方法及電腦可讀取媒體
JP2018529132A (ja) 専用プロセッサ用ハードウェア命令生成ユニット
TW200947343A (en) System and method for instruction latency reduction in graphics processing
US20120054722A1 (en) Trace generating unit, system, and program of the same
US20140372732A1 (en) Accelerated reversal of speculative state changes and resource recovery
US10430191B2 (en) Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture to enable speculative execution and avoid data corruption
US5307478A (en) Method for inserting a path instruction during compliation of computer programs for processors having multiple functional units
KR100316710B1 (ko) 병렬 프로세서를 위한 무순서 명령어 발행 방법 및 장치
CN108027736B (zh) 使用通过对物理寄存器预分配的乱序重命名的运行时代码并行化
TW213998B (enExample)
EP0535107B1 (en) Method for optimizing instruction scheduling
Kroening et al. Proving the Correctness of Pipelined Micro-Architectures.
Moon Compile-time parallelization of non-numerical code: VLIW and Superscalar
JP2002318689A (ja) 資源使用サイクルの遅延指定付き命令を実行するvliwプロセッサおよび遅延指定命令の生成方法
Huang Worst-case timing analysis of concurrently executing DMA I/O and programs
Rassomakhin et al. Parallelization of the mathematical model of gabor filter
Jebali et al. Ensuring consistency between cycle-accurate and instruction set simulators
Chiou Design study of a novel computer instruction execution unit
JPH05233380A (ja) 並列実行性能測定処理方法